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ABSTRACT 
This is the final technical report on the Data Link system and equipment designed and 
developed for NASA under contract NAS 8-11582. This report is submitted in accord- 
ance with the requirements of Contract NAS 8-11582. 
This report is primarily technical in nature. The objective being to present the techni- 
cal results of the program and design philosophies adopted. The intent is to disclose 
why the equipment and systems resulting from the execution of the contract have certain 
operational characteristics. Thc functional operations of the system and equipment 
a re  explained in detail in the Saturn Data Link Terminal Instruction Manual, TP1245, 
which was published under provision of Contract NAS 8-11582. 
A review of the major program milestones and accomplishments is presented in 
Section 1 of this report. Section 2 contains a description of the system requirements 
and specifications including a general review of contract modifications. Section 3 
outlines the program plan and describes the tasks assigned to the various RCA 
departments included in the program. Section 4 contains :i functional description of 
thc systtam asscmblics including thc Powcr System and Cable Simulator. A dctniled 
(klwrijdion o f  tlw tlc~si~m :ind hibric:i tion o f  l h c a  1):) t:i I ,ink c>cluil)nic*nt is prc.sc>ntcd in 
St.c.tioii 5 w h i l ~ ~  Stdlon 6 oonkiins :I clcwril)tion oi thc syskbiil rc~1l:ibility tcbsting. 
Scvtion 7 cont:iins :I cl~scril)tion oi thct progmms gcvwr:ttc\d Cor U H ( ~  with thc 1):r t:i Link 
system. In Section H, IiCA prescmts a rcwommcndation for the initiation of a field 
evaluation program to establish the performance characteristics of the Data Link 
systcni under actual operating conditions. A s  an aid to this program, the performance 
characteristics of the system, as  observed under laboratory operating conditions, 
have b c w  included in the Appendix to this report. 
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SECTION 1 
INTRODUC "ION 
PROGRAM MILESTONES 
The contract NAS 8-11582 was  awarded to IICA, Van Nuys on 3 April 1964, covering 
the design, fabrication, checkout, delivery and installation of six Data Link Terminals. 
1.1 IMPLEMENTATION P L A N  
A detailed Implementation Plan for the design, operation and checkout of the Data Link 
Terminal was  developed and 
1.1.1 Engineering Schedule 
the design work commenced. 
Tn Ma37 1 QGA milestnnes fnr the r e l e a n P  nf material  and rlrawincs tn rnaniifa~hirinp 
were established and a detailed engineering schedule was prepared. The Data Link 
modem was defined in sufficieni deAkiii o negotiate ti coiiiiiiici with i iCA CSD Tuc~on. 
A work order was released to KCA CSD with an effective start date of 22 May 1964. 
1 .1 .2  Plan Presentation 
1- 3 
1 . 2  PROGRAM PROGRESS 
1. 2. 1 Mechanical Parts Release 
In June 1964, mechanical purchased parts for the cabinet, control logic assembly, 
and Data iviodem aascmhly were released to manufacturing. 
fabrication of the control panel and t h e  power control sequencer was skirted. 
Mechmical drafting and 
1. 2. 2 Design Review 
In June 1964, the  final design review for the control logic and the electrical concept 
review for the power control sequencer were completed. A revision to the modem 
specification was  made to assure compatibility with the equipment and to classify 
modem requirements. 
The block diagram of the modem w a s  developed and approved by a concept review. 
Work was started on the design of special module boards unique to t h e  data modem. 
1. 2. 3 Release to Manufacturing 
In July 1964, the Data Link System Cable and Installation Specification NSI 519 was 
submitted to XASA. Eleetricd and mechanical design was completed on the control 
logic assembly and control panel and wire  lists were released to Manufacturing. 
Electrical design on the power sequencer assembly was  completed. 
sign of the terminal assembly was about 80 per cent completed and awaiting details of 
t h e  customer interface requirements. Drafting and fabrication to support thc design 
effort was  prokvessing satisfactorily. ItCA CSI) Tuvson completed : i l l  concept dcisigii 
rcvit*wf.i :ind work on new module hoards was proq-wsing tow:ircl ljn:il rc4c;isc io ItCA 
<:amtlc*n lor f:ihric:ation. 
cnval uatiolL 
Mechanical de- 
A l3rwdlm:ird Moclctn wa8 wired to I x  U N C ~  for dcsigti 
- I  
1-2 
1.2.4 Subassembly Release - 
w 
b 
I L  
During the month of August 1964 all Data Link subassemblies were  released for pur- 
chase or fabrication. 
equipment has permitted a partial checkout of the control logic assembly without a 
Data Modem at RCA, Van Nuys. 
nation requirements had not been clarified. This, together with the fact NASA con- 
sidered a change in the connector to be used for the seven-mile cable interface, did 
not enable the release of connector housings and cable assembly drawings with the 
cabinet top assembly drawing at this  time. 
were released 1 4  September 1964. 
A special test equipment nest and rack w a s  fabricated. This 
NASA grounding, RFI, and seven-mile cable term!- 
The Data Link top assembly drawings 
1. 2. 5 Design Evaluation 
In September 1964, the  desibm evaluation of the  Control Logic, Maintenance and Con- 
trol assemblies for Terminal No. 1, System No. 1, was  started by engineering. The 
major design review of RCA CSD Data Modem circuits began on 28 September 1964. 
Z ~ i x g  tkr ~2m-e mnnth a nronosal effort w a s  conducted in accordance with Mod. No. 5 
to the contract to convert the third system to Saturn V compliance. 
- -  
Parts procurement and late changes resulting from worse case anaiysis of the special 
modem printed circuit boards caused delivery of these boards to slip CSD'B schedule. 
1. 2. 6 Control Logic Tests 
Tests of t h e  Control Ingic :ind Control I':rneI with  thc 1lOA I 0 I ) C I  ; i d  the cwrrtputer 
wcr(- darted (luring Octotwr l!N;4. 
tmt  set-up. 
of tht- HyHtctn. CSLI module hoard 
doc:umcntation W U H  rclcascd and the initial lot of modules built at the IICA Camden 
plant. 
I ) s l ) ~ r  1)rogr:imH w ( w  gcmchrzttcd and 1-uti with this 
'I'ho firnt production power mxpicnwr WIIS tostcd lndcpcndcnt of' the rest 
Wir ing  of' t h c b  production rnodcms W'itB stiirted. 
1-3 
1.2. 7 Engineering Evaluation 
~ 
The Engineering evaluation testing of Data Link System No. 1 took place in November 
1964 and continued through December 1964. 
of the first system, two prototype Data Link IODC's, and an SIB Computer. 
board Modems were  used for th i s  testing. 
problems in the demodulation logic and these problems were  corrected. 
cable simulator set built at  CSD was delivered to RCA Van Nuys in early November 
1964. 
This evaluation involved both terminals 
Bread- 
Noise injection tests uncovered some 
The first 
The first production lot of special Data Modem module boards was received in CSD- 
Tucson in  December 1964, and used to check out the first production Data Modem. 
The system was tested on 30 December 1964, to an acceptance test procedure, and 
witnessed by RCA Van Nuys engineering. After the joint CSD/RCA Van Nuys accept- 
ance tests on System No. 1 were successfully completed, CSD was requested to hold 
shipment of the System No. 1 Moderns, while a determination w a s  made to see if  
NASA representatives wanted to witness the Modem testing. A meeting was  held at 
RCA Van Xuys on 9 January 1965 in which NASA technical representatives and two 
RdlCnmm N A S A  consultants participated. 
testing philosophy from the component to the system level. 
Iieia came evdiiaiion ivere d?s~ discussed zt this meeting. 
The meeting covered the RCA Data Link 
Plans for a proposed 
C. .. ,, 
1 . 2 . 8  System No. 1 Modem Acceptance Tests 
The System No. 1 Modem acceptance tests were  re run  on 13-15 January 1965 at CSD 
Tucson with NASA representatives in  attendance. In addition to the tests outlined in 
the Acceptance Test Procedure, additional tests w e r e  run for the NASA representa- 
tives to provide an additional confidence level. 
satisfied with the  Modem performance based on the results of t h e  accept:mce tests 
and the additional tests conducted. 
The NASA representatives w e r e  
1-4 
L- 
e 
L- 
Engineering tests on Data Link System No. 1 continued during January 1965 with the  
two Breadboard Modems, which were installed in cabinets. 
with the  end item Modems was underway by the end of January 1965. 
the Data Link Preliminary Instruction Manuals were  submitted to NASA on 8 January 
1965. 
Final System Testing 
Five copies of 
Y 
1. 2. 9 System Demonstration 
I Y  
L 
I ’  
, Y  
Y 
The first Data Link System was  successfully demonstrated to NASA Technical and 
Quality personnel, as well as A i r  Force Quality, on 13 February 1965. 
nary issue of XSI-532 served as a demonstration procedure. 
retained at RCA Van Nuys for the 1000 hour reliability test. 
A prelimi- 
The first system was 
1.2.10 Data Link System No. 2 
Data Link System No. 2, an  SIB configuration, was in final wiring at the end of 
January 1965. 
second system terminal during February 1965. 
The Data Modems were received at RCA Van Nuys and installed in the 
1.2.11 Data Link System No. 3 
Data Link System No. 3 was  converted to the SV configuration. All SV releases were  
made during February 1965, including the specially designed Data Modem parts. 
I)ata Link System No. 3, a n  S V  configuration, was allocated to Complex 34-LCC at 
Kennedy Space Center. The cabinets were  assembled and wired during March and 
1-5 
April 1965 at which time the two Data Modems for this system were  in production at 
the CSD Tucson facility. 
In March 1965 all technical inputs were submitted to Publications and work proceeded 
on final manual clean-up. 
The 1000 hour test on Data Link System No, I was  colilpleteb on 27 April 1965. 
system, allocated for the MSFC Astrionics Laboratory, was scheduled to operate with 
SIB Computer No. 1, produced under Contract NAS 8-5423. 
underwent Acoustic and Vibration Testing at Wyle Lahoralmries at Huntsville, 
Alabama, the Data Link System No. 1 was held at Van Nuys, awaiting NASA's direc- 
tion to ship. 
This 
Since t h i s  computer 
Assembly and wiring of Data Link System No. 3 cabinets was  completed in May 1965. 
The two SV Data Modems were also received in May 1965. 
final testing in early June 1965 and w a s  demonstrated to the A i r  Force. 
was  shipped from Van Nuys on 12 June 1965 and installed with SV Computer System 
No. 2 at Cape Kennedy and accepted by NASA on 24 June 1965. 
The System completed 
The system 
z~::&:::% :CLl_-llQtinnn for the Modem were completed and the Detailed Reliability 
Estimate for the Saturn V Data Link Systems was published in June 1965. 
The 1000 hour Reliability lieport was published as  pari  or' the Eats Lir-! Systems R c -  
liability Progress Report in June 1965. 
Data Link System No. 1 was shipped from Van Nuys in June 1965, installed in July 
and together with the computer was accepted by NASA a t  thc Astrionics Laboratory 
on 20 Scptembcr 1965. 
The rough draft of the Data Link I>esig~ Specification was completed in June 1965. 
The final copy was submittcd to NASA during July. 
t 
L- 
L 
Lr 
Dclivcry of Cable Simulators was  accomplished in October 1965. 
1-0 
Lr 
I 
Y 
I !  
I 
I .  
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SECTION 2 
SYSTEM REQUIREMENTS AND SPECIFICATIONS 
This section contains a general review of the contract, key contract specific3 tions, 
and contract modifications. 
2.1 GENERAL REVIEW OF CONTRACT 
2 .1 .1  System Description 
U 
.L 
I 
Y 
u 
V 
Y 
The Saturn Data Link System consists of two identical cabinets which provide two-way 
communication over a a video cable up to s e w n  miles long. 
Figure 2-1 illustrates an application in which the Daki Link provides rcaltime 
communications between two 11 OA computers. 
2.1.2 lhrpose of System 
The Saturn Data Link System operates as  an integral part  of the dual HCA llOA 
ground computer system. The Data Link permits an exchange of command and data 
messages between two RCA l l O A  computers via their Input/Output Data Channels 
(IOIX). 
3 two dimensional parity check  which initia tcis :I rtye:it rcqucst wlwn vrrors :I rc’ 
dc:tcctcd. 
Both message typcbs :ire transferred accurately and reliably with thcx aid of 
2- 1 
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2 . 2  GENERAL REVIEW OF KEY CONTRACT SPECIFICATIONS 
iu 
I ’ .  
I u l  
W 
ir 
2.2.1 Packaging 
Each Data Link terminal will be packaged in a separate RFI-proof cabinet of the 
RCA-110 design. Provisions of XXL-X-Gl.31D  ill be z~plied but testing for conform- 
ance is not a requirement. Packaging techniques must take into consideration the 
possibility that data link equipment will be required to operate correctly in an acous- 
2 
tic environment of 130 db (0.0002 dyne/cm ref) over a frequency range of 20 cps to 
10  kc, while experiencing conductive vibration of a lg level over the same frequency 
rangc. Equipment must operate reliably and accurately in a i r  limbient temperature 
of G O O F  to 80°F. 
2.2.2 Information Transfcr 
Information transfer between the computer IODC and the Data Link terminal will be 
serial. Information transmission between terminals will be at  a minimum gross rate 
of 250 kilobits/sec with the remaining redundant bits added for necessary coding and 
e r r o r  detection to provide a probability of an undetected e r r o r  2.8 x 10 
word, based on Gaussian o r  White noise environment resulting in 10 
rate. Command information will be full duplex and data information wiii be one-hdf 
duplexed between data link terminals. Transmission e r r o r s  due to Gaussian and 
impulse noise must be a consideration in the coding and detection circuitry. 
- 14 words/ 
single bit e r r o r  -4 
2. 2. 3 ‘I’r;inr-lmi.qsion (h id ) i l i ty  ;ind 0pcr:ttion 
Il(:A W:IH ciirc:clccl to insure. th:tl thv I)al;t I l n k  lw ciip:iblc o f  :tcc*ur;itc~ ;ind rc!li:tblc* 
opcr:ilion whcn .qq):tr:ttion bctwccm compulcr IODC :ind :I t c r m h d  is upwards to 
100 c1octric:il feet and the separation between terminals is 2000 feet to seven (7) miles. 
-- 
2 . 2 . 4  NPC 250-1 Compliance 
RCA was directed to establish and maintain an effective reliability and test program 
to satisfy the requirements of the July 1963 edition of the NASA Reliability Publication 
NPC 250-1. The design reliability goal was 0.99 for seven (7) hours of equipment 
vperatk~g time. 
e 
All parts and circuits of the Data Link Systems that were not previously dcs igncd  for 
u s e  within the IiCA 11 OA Computer System wcrc to be prescntcd for MSE’C :ipprov:il 
prior to purchase and fabriwlion. 
2.3 GENERAL REVIEW OF CONTHACT MODIFICATIONS 
2.3.1 Saturn V Requirements on Third Data Link System 
RCA was directed on 1 2  August 1964 to fabricate the third data link system under 
Contract NAS 8-11582, utilizing those parts approved by MSFC for the Saturn V 
(Contract NAS 8-13007), RCA l l O A  Computer system. Any change in the Saturn V 
approved parts due to new design was  required to be submittcd to MSFC for review 
as  defined within NPC 250-1. 
0 
2 . 3 . 2  Amrovcd Deviation Request - Contract NAS 8-11582 
The status deviation requests on Contract NAS 8-11582 is shown below. 
for this contract were either of a minor nature or  were design improvements imple- 
mented early in the program and already incorporatcd in the operational systems. 
The deviations 
Cancclled by IiCA. 
timing efficiency. 
Tubing tnust bc* uscd ovcr soldcr conntwlions wl ior r~  cl:~iig:c~r o l  
shorting t txisls. 
--- 0 0 1 
002 8-25-64 Improvcmcant of system operation rc-liability, m:iint:iinability and 
00:: 8-7-G4 
004 8-1 H - M  (:h:ingc~ 1 I Y ~  :I-wortl to Z--wot*tl i’c~1r:inslilission. I n i i ) ~ * o v ~ ~ s  
r ( b 1  i:il)ility. 
M :I IC( 1 i sol :it 1 on twds 1: I ncci inc!;i BU I’( * t 11 w l s  w i 111 volloh I ii y s 1. 005 I 0- I !)- 65 
u 
c 
c 
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006 
007 3-6-65 
10- 8-64 Cable simulator simulates cable at one- half mile increments. 
No special mounting of V041 and preamplifier one-half ounce 
components 
Approves use of water soluble flux on 56 Cable Simulator Boards. 008 9-8-65 
2.3.3 Modifications to NAfjd-11582 
The following modifications have been issued on Contract NAS 8-11582 and apply to the 
Data Links in systems 2112000-503, -504, -509, and -510. 
Mod. No. 1, 12 June 1964. 
Mod. No. 2, 24 June 1964. 
Mod. No. 3, 18 August 1964 
Mod. No. 4, 8 Sept. 1964 
Mod. No. 5, 11 Sept. 1964 
Mod. No. 6, 10Nov. 1964 
Mod. No. 7: 22 NQV. 1954. 
Mod. No. 8, 22 Dec. 1964. 
Mod. No. 9, 23 Feb. 1965. 
Mod. No. 10, 
M o d .  No. 11, 30 April 1965. 
Mod. No. 12, 2 June 1965. 
Mod. No. 13, 
Mod. NO. 1 I ,  
Increases funding. 
Amends "Place of Performance" to include CSD, 
Tucson, Arizona. 
Imposed revised issue of MSFC-PROC-293A in lieu of 
MS FC- PROC-293. 
Increases funding. 
Authorizes fabrication of the third Data Link using parts 
approved for the Saturn V RCA-11OA computer system. 
Grants waiver of MSFC-PROC-186 as called out in 
MSFC- PROC-293A. 
Changes requisition shown on Mod. No. 3. 
Provides specific destinations for each system. 
Increases funding. 
Modifies Period of Performance: "to require that all 
work and services to be completed on or  before 
30 June 1965. ? t  
Incrcascs funding and clarifies minor contract clauses. 
Changes requisition number on a previous change order. 
Modifies pcriod of Performance: "to require that all 
work and services bc complctcd on or before 
31 August 1965. 
M o t l i f i c b s  pcriotl of pc~r l 'o t * tn : t  I ~ ( T :  "to r c r j u i  t*v thnt :111 
work ant1 servi(:os be (*oniplc4cvl  on  or  l ) c ~ l ' o t . c *  
:i1 ( ) c : t o l ) c b r  l!J(Xj. 
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SECTION 3 
PROGRAM P L A N  
A list of RCA organizations that participated in the Data Link program :tiid their re- 
spective contributions is Iwcscbntcd below. 
0 RCA DE P-Candcn Manufacturing. 
A l l  printed circuit assemblies used in the Data Link equipment were fabri- 
cated, assembled, and tested by the Camden Printed Circuits Manufacturing 
activity which has been inspected and approved by NASA. 
RCA CSD-Tucson Engineering. 
This organization performed engineering activities associated with the Data 
Modem assembly and Cable Simulator assembly. Specific contributions 
were: 
a .  ::esig:: 2:ld development of the nata Modem and Cable Simulator. 
b. Perform associated test and evaluation activities. 
c .  Generate documentation to support manufacturing, testing, manual and 
report publications, and desi6.n review efforts. 
tl. Perform liaison with componcnt vendors and Camden M:mufacturing 
concerning manufacture of new desigp modules. 
3- 1 
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0 RCA Van Nuys Engineering. 
This organization performed engineering activities associated with the Data 
Link system, specifically: 
a. 
b. 
C. 
d. 
e .  
f. 
€5 
h. 
i. 
Provide technical management. 
D e s i ~  a d  deve!opment ~f the D a b  Link teriiiinal. 
Generate Saturn 110 Computer programs and programming tcchniques 
to test, evaluate, and utilize the Data Link system. 
Perform system test and evaluation activities. 
Generate documentation to support manufacturing, testing, manual and 
report publications, and design review efforts. 
Prepare and maintain cognizance over purchased part  specifications. 
Perform purchased part qualification testing and control activities. 
Prepare detailed system reliability estimates and recommended 
changes that would improve system reliability. 
Perform tcchnical liaison activities with NASA, CSD- Tucson, field 
installation groups, and internal manufacturing organizations. 
0 RCA Van Nuys Program Management. 
Van Nuys Program Management performed the following tasks associated 
with the Data Link program: 
a. 
b. 
C. 
cl . 
4 ' .  
Coordinate program with NASA. 
Authorize and direct cnginccring, materials and manufacturing operations. 
Fund tasks. 
Intcrfaccn wi tlr con t r:i ct nclni in  i Htr:i tion, oljtkr:i t ions eon t  rol, iI ritl p~ilc~r:t 1 
nr:i n:rg:cIr. 
In ipor;~ oontr:icl r c q u l r c . n ~ n t ~ .  
- 
L. 
..- 
Y 
f 
u 
w 
W 
W 
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Van Nuys Manufacturing performed all activities associated with the fabri- 
cation, assembly and testing of Data Link terminals. Specific major items 
were: 
a. Fabricate, assemble, and test Data Link terminals. 
b. Perform RCA quality control functions. 
c. Prepare production unit test procedures. 
d. Maintain cognizance over material, component, and subsysteni pro- 
curement required to fulfill production schedules. 
In gener:il, the program plan was  to perform the various tasks  required to fulfill the 
contract in parallel :is much :IS possible. This approach was required because of the 
short time duration between contract award and equipment specified delivery dates. 
Once the general system design was  completcd, the detailed desigp of the Data Link 
subsystems proceeded simultaneously. 
released as soon as designs became relatively firm. Requisitions for power supplies 
were prepared and released during the first week of the detailed design effort, and 
preliminary printed circuit module board requirements were reieased w-ithiiin the first 
month. Mechanical components and chassis were fabricated from engineering sketches 
a t  the same time drafting groups were preparing detailed drawings. A s  soon as the 
drawings were released the fabricated parts were  subjected to appropriate quality con- 
trol inspcwtion and rclc.:i sc~l for assembly. 
Component purchasing authorizations were 
' 1 % ~ .  iirst l ) : i  t:i I , l id< s u l ) : l ~ , r c ~ t ? r l , l i c ~ s  * o i r i p l c . t c d  by M:inuf:lcturinf: wen' utilixcvl by V:in 
Nu y !; k;nx i nc Y t *  i til: lo I' 1 1 rototyl M 1 t c h  sting ;i ncl ( >  v:i 1u:i Lion. 
thcb prolotype sub:issc~iiil)lieti :ind following units wchrc! incorpor:ited. 
units WCI-c: tested, evnlu:itcd, and assembled into complete Data Link terminals in the 
Engineering Laboratory through the cooperation of Van Nuys Manufacturing and Engi- 
neering organizations. To aid in this accelerated effect, RCA CDS-Tucson delivered 
I I C  q u  i I'(V I c 8 q  uip in cnl  c 1i:ingc's to 
'I'hc. prototype 
3-3 
to Van Xuys two Breadboard Uata Modem assemblies for use in system evaluation until 
production assemblies were available. 
* 
The two Data Link prototype terminals were subjected to full quality control inspection 
and all equipment changes were incorporated. The two terminals were assip.ed serial 
numbers 030-0001 and 030-0002. These units were demonstrated to NASA, used in a 
1000 hour reliability test, and then installed in computer facilities a t  MSFC, Huntsville, 
Alabama. These two terminals were the last of six to be delivered under contract 
NAS 8-11582. 
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SECTION 4 
MAJOR DATA LINK COMPONENTS 
4.1 DATA MODEM ASSEMBLY 
4.1.1 Functional Description 
The Data Modem assembly is designed to convert non-return-to-zero (NRZ) digital 
information from the Data Link Control Logic into modif id  diphase sibmals suitable for 
transmission over a balancctl virlc% cable up to seven miles in length. It demodulates 
received modified &phase sip-m.ls, converts the information to N R Z  digital form, and 
supplies this information to the Data Link Control Logic for processing. The Data 
Modem assembly also generates timing signals for the entire Data Link system. 
The Data Modem assembly consists of four functional units: 
0 Modulator. 
0 Demodulator. 
0 Locked Timer. 
4 .  1.2 Motlultllor 
‘I’hcr Modulator accciptu N I U  digital data along with digital tinling information from the 
I h t a  Link Control Logic a i d  converts this information into modified diphase signals. 
‘rhcsc motlificcl ctiphasr: sippals arc thcn transmitted over a balanced video cable 
which twminutcs in  the Demodulator of the sccond Data Modem located at the receiving 
c : d  ~ l ’  i i r i :  viiii-i, ~a)j le .  Figire 4- 1 i!!ug.tratcs mc?difir-.d di!)hmc! signals. 
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Figure 4-1. Diphase Signals 
4.1.3 Demodulator 
The Demodulator receives modified diphase signals from the video cable, extracts 
NRZ digital information from it, and supplies this information to the Data Link 
Control T,oogic. 
' I ' h i ~  1,oc.kccI 'l'imer gciieratc~ c*lock signals at a 250 kilohertz ratc. 
Ihasc-lockctl to the received clipliasc signal. 'l'liis clock is Lhc timing source for the 
processing of all rcceived information. It is also the timing source for transmitted 
information in the Data Link 'l'erminal designated as "Slave" in the Data Link system. 
'l'hcsc* signals an '  
ul 
- I  
I 
- /  
I 
-- I 
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4. I. 5 iviaster Timer 
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W 
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The Master Timer is a free-running, 250 kilohertz, clock source. It is the timing 
source for transmitted information in the llMasterll Data Link Terminal. Since the 
other system clock source, the Locked Timer, is phase-locked to received signals, 
the Master Timer is the master or primary timing source for the entire Data Link 
system. 
4.2 CONTROL LOGIC 
4.2.1 Functional Description 
The primary function of the Da ta  Link Control Logic (see Figure 4-2) is to reliably and 
accurately control the message transfer between two Saturn Ground Computers. This 
is accomplished by: 
0 Monitoring all received messages, for correct parity. 
0 Detecting and correcting e r rors  which may be introduced by noise. 
0 Monitoring message origin and thereby determining message destination. 
e Maintaining word sequence at all times. 
4.2.2 Interfaces 
The Data Link Control Logic interfaces with a Saturn 110 Ground Computer through an 
Xnput/Output Data (:h;tnncl :isscmbly within lhc computer, and with thc n:i t:i Modern 
4.2. :I ‘l’ri~nstnittci* 
‘Ilie transmitter is a functional unit of the Data Link Control Logic and is so named 
I~cc:ausc it accepts messages from the IODC and transmits them, via the Data Modem, 
to thc  remote tr:rminal. ‘-me m-ess~ge which is traxzi~ittci: by the Controi Logic is 
4-3 
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* .  ct~Li i i i i~  , i:: st~ucture.  
computcr word, and 21 additional bits which are inserted by the Control Logic trans- 
mitter for c r r o r  detection and correction and for message origin and destination 
information. 
It. contains the 24 data bits, which comprise the standard Saturn 
4.2.3.1 Retransmission Storage Register 
All  words transmitted a r e  also retained by the Control Logic in the Retransniission 
Storage Register. This shift register is of sufficient length to store the data portion 
and origin iilforniation of two consecutive words. If a word is found to be erroneous 
by the remotcb terminal, an autuinatic rcpcat rcquest is gcwbrattul by that terminal. 
The local control logic thcn rctraiisniits the contents o f  thcb rctraiismission register 
nith all the rcquirerl e r ror  tlc.tcctioii bits addwl. 
\\ orcl scyuence is always 111 airit:iinetl in  that the sc.cond ~ ( ~ r t l  01 any transmission uill 
not I E  acceptcd by the rc1note tcrminal as long as the preccding word contains an 
er ror .  
4.2.4 Receiver 
The receiver section of the control logic receives digih! irzfcrmatinn from the Data 
Modem and performs the following major functions: 
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4.3 MAINTENANCE AND CONTROL ASSEMBLY 0 
4.3.1 Functional Description 
The Maintenance and Control assembly is a panel with functionally grouped switches 
and indicators which permit manual and visual interface with the Daia i i i ik icrliiifid. 
This assembly is illustrated in Figure 4-3. 
4.3.2 Control Switches 
Control switches are provided for the purposes of power control and for manual check- 
out of the Data Link in an off-line o r  test mode. 
4.3.3 Test Switches 
Test switches a re  provided 
without requiring computer 
to permit a manual test of all major Oata Link functions 
intervention. 
4.3.4 Alarm and Status 
Indicators a r e  provided to permit monitoring the data transfer between terminals; to 
indicate certain e r ro r  conditions, and to show when the ambient temperature in the 
Data Link cabinet exceeds a predetermined value. 
4.4 POWER SYSTEM 
b:ach 1):ita 1,ink ‘l‘erminal Iius a complete, sclf-containcd, 1)C powcr system cunsistiiig 
of three power supplies and a Sequencer Power Control assembly. 
i ‘  . . ,  ,.-. . . . 
Figure 4-3. Control Panel 
4.4.2 Power Supplies 
The three power supplies are identical, general purpose, units. They have adjustable 
voltage ranges and have operational properties compatible with all Data Link circuit 
rcyuirenicnts. 
Various voltage sensing circuits a re  provided for the detection of power system nial- 
1’unctions that could be destructive to the Control Logic and Data Modem circuits. If -0 
- 
4- 7 
such a malfunction is detected, the DC voltages are automatically removed from the 
circuit modules. Provisioiis are also made to permit maintenance and testing of the 
power system without requiring voltage application to the circuit modules. 
0 
4.5 CABINET ASSEMBLY 
The Data Link cabinet is a Standard Saturn 110 Computer, double-rack, cabinet. Vari- 
ous mechanical brackets and fixtures a re  provided for mounting the sub-assemblies asso- 
ciated with the Data Link Terminal (refer to Figure 5-14). These sub-assemblies are: 
0 Data Modem. 
0 Maintenance and Control Assembly. 
0 Control Logic. 
0 Sequencer, Power Control Assembly. 
0 Powcr Supplies. 
0 T%lowers. 
The Data Link cabinet front door is a special design with a “cut-out” to permit access 
to the Maintenance and Control assembiy wnen the door is closed. Spring contscts 
attached to the Maintenance and Control assembly mate with the door when it is closed 
to provide RFI protection. 
The cabinet is equipped with two blower assemblies which forceair from an opening in 
the  cabinet basc through a pcrforated panel in  thc cdjinct toll. O n c .  l ~ l o w c ~  is tnountcd 
at t h e  tiottom of  cach r:ic:k. 
A Cahlc: Siniulalor w:i H dc~sig.ti(:d and dc\velopcd with thc-  objcwtivc: 01 providing ;I tcbst 
clc:viccb which duplic:itc?s the slieeificd cable characteristics of a V-(2)-LTA* bn1:inccd 
twisted pair, video cable for cable lengths from zero to seven miles in half mile 
increments. 0 
Y 
b 
Y 
Y 
Y 
W 
* NOTE 
The digit appearing in the parenthesis indicates the number of 
individual transmission lines contained in a given cable assembly. 
The Cable Simulator was used in di ia'uoiatory testing c?f Data Modems, Control 
Logic, and Data Link systems. 
The Cable Simulator duplicates the following characteristics of a V-(2)- LTA cable 
over a frequency range from 50 to 400 kilohertz: 
0 Characteristic impedance. 
0 Attenuation. 
0 Time Delay. 
The cable simulator is houscd in an RFI tight box. The front panel has  input and output 
connectors and appropriate test jacks. 
simulation of up to 7 miles of cable in one-half mile increments. 
Fourteen switches are provided to permit 
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SECTION 5 
DATA LINK SUBSYSTEM DESIGN 
The design of the Data Link equipment w a s  performed in parallel. That is to say that 
the design tasks were divided according to major subassemblies and the design efforts 
proceeded simultaneously. 
The following portions of this section a re  concerncd with the d e s i p  of the major Data 
Link components. A large portion of the text is concerned with the design philosophies 
embmccd during the program. The intent is to disclose why certain design approaches 
were adopted and thereby provide a basis for proper evaluation of  progr:im results. 
5.1 DATA MODEM 
5.1.1 Design Philosophy 
5.1.1.1 Major Considerations 
5- 1 
- 
e 
l 
0 
0 
5 . 1 . 1 . 2  Diphase Modulation 
Diphase modulation, a form of phase modulation, offers the best known compromise 
between energy spectral occupancy, insensitivity to signal amplitude fluctuations, and 
no i s e ini inuni t y . 
'I'he dipha se technique is a rn~diilaiion method which permits the zpp!ic2-tion of digitnl 
techniques. 
time a mark o r  "ONE" is transmitted as  presented in f i p r e  4-1. 
rcprcscnts a space or "ZEI<O". The resultant waveform is called digital diphasc. 
The relative phase of the diphase signal contains the message information. The sig- 
nal is then filtered before transmission over the cable to remove the undesirable high 
frequency energy. This filtering 
provides a significant saving in bandwidth with essentially no loss of information. 
w r i e s  of "ZEROS" is transmitted as a 250 kilohertz sine wave, while a series of 
"ONES" has n fundamental frequency of 125 kilohertz and a lhird harmonic of 375 
k i 1 olie r t z . 
Modulation is accomplished by changing the pha se of a squarc' W:IVC~ P V C T ~  
N o  phasc. change 
The resultant waveform is called modified diphase. 
A 
5 . 1 .  1 . 3  Bandwidth 
A s  previously disclosed, the modified diphase signal is generated in the Modem Mod- 
ulator by passing digital diphase signals through a low-pass filter. 'The upper cut-off 
frequency ( - 3  db point) of the filter employed is 400 kilohertz and was  selected in order 
to pass the third harmonic of the ftONE'f bit waveform. 
5-2  
I 
and the signal detection networks will only be required to detect the larger amplitude 
signals near the center-band frequency. If the bandwidth is too narrow, however, Ihe 
performance of the system will be adversly effected by bit waveform distortion and bit 
pattern sensitivity. 
upper cut-off frequency of 400 kilohertz and a low cut-off frequency of 50 kilohertz. 
The band-pass filter selected for use in the demodulator has an 
5 . 1 . 1 . 4  Modulation Error  
The Control Logic portion of the Data Link system employs a two-dimensional parity 
checking scheme to permit the detection of bit errors. 
eration of odd parity €or each of the Data Link word characters. 
zontal parity. 
character. 
This scheme involves the gen- 
This is called hori- 
Vertical odd parity is then generated over corresponding bits in each 
It was decided to implement an additional error detection schemcl by detecting diphase 
sibma1 modulation cm-or. The reasons for using this additional e r ro r  detection were: 
0 The two dimensional parity scheme implemented in the Control Logic will 
not detect certain pa ttcrns of bit e r ro r  pairs. 
0 If one assumes that White Gaussian or random noise will generate random 
bit e r rors ,  the Control Logic parity scheme will achieve the undetected 
e r ro r  rate contract requirements. 
a "first order approximation. 
pairs that can defeat the parity scheme may occur more often than the as- 
sum p tion would i nd ic 3 tc>. 
mcntc-d to :issuro cotni)liantx\ with contract rcquii*c*mc*nl s .
' l ' h t b  i t t i j d c t i i ( m t a  t ion of rrio(liil:ilion ( ~ i * i - o i *  clc~t(v*tiori W:IH :L minor dcwigii t:lsk 
I ) ( v ~ i i i t i ( *  ol' I l i c l  iiili(*r(wt l ) i - o l ~ ( ~ i * t i ( * s  oL (lil)tlilfi(~ nwtiulzrtion. 
This assumption, however, is actually 
This means that the occurrence of bit e r r o r  
Ther c> fo re, modulation c r r or de tec. t ion w ;t s im pic> - 
0 
1 t r i l j l ( * i i i ( * t i l : i  tion ot tnotluli1lic)i i  (*I*IY)I* t I ( f i t ( * c * t i o i i  i H  HUC'II Illtit i t iodul t i t ion  c~ri*ors :ti*(* dc.- 
l(*c:tc4 w h ~ w v c ~ r  l l i c? Iml hitlt-bit o f  on(% bit and t h c b  l'irst tia1t- bit ol' ttic ncbsl adjaccant bit 
h:ivcb lhc. sariit' 1)olarit.y. 
m odula tion er ror. 
k'igurts 5- I is a timing diagr:rm illustrating the detection of a 
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Figure 5-1. Modulation Error  Detection Process 
5.1.1.5 Data Modem Hardware Design 
The approach in the design of the Data Modem was to employ dcvclopc3d and proven 
hardwarc con~mon to the Saturn 110 Computer wherever possible. A "worst caseff  
philosophy was uscd in the design of all spccial circuits requircId. This me:111s that 
all design parameters were considcrcld to simultancously achiclvc their worst C:ISC 
cixtrclmcbs in the synthesis and analysis of thc circuit. '1'110 pritnary logic &sign ob- 
j (sct ivc ls  w(arcb simplicity, rc%liahility, and timing :tccu~-nc-y. 'I'hca rc>sult  W:IS :I singlcx 
nc s t a s s c m lily con si sting of 24 1 i r in tod circuit i n  odulc s . 
Eight new circuit module types were designed for the Data Modem. They are: 
0 Shielding Board V-118 
0 Line Amplifier T-052 
0 I'hasc. J)otcactor 'r-055 
0 Input Couplcr ']'-ON; 
J 
t 
Y 
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0 Locked Oscillator T-057 
0 Master Oscillator T-058 
0 Cable Equalizer T-059 
0 Pre-amplifier T- 060 
A brief description of the cight special modules is presented bclow: 
Shielding noard V-118 - This nmdulc is a blank, coppcr clad, niodule board with the 
copper plane connected to signal ground. The board is used in nest slots adjacent to 
high-impedance, low-lcvcl, circuits which may be susceptible to radiated noise. 
Line Amplifier T-052 - The design objectives for the line amplifier module were that 
it should bc capable of: 
Accepting digital data from the modulation logic. 
Converting digital to a modified diphasc signal. 
Amplifying it to +26 dbm for transmission over halanccbd video cnblc. 
Maintaining protection from common mode and differential transients on the 
cable. 
These objectives were met by employing a typical gate input stagc, two switched driver 
aWg;t;D, “ C r r  ..A - 2nd ;i coiiip1eiiientai-y pair uii@ui stage. The uuipui siage is followed by a  OW- 
pass filter which limits the energy on the cable to frequencies less than 500 kilohertz 
(kHz) (3 db down). A balanced output is provided by a wideband isolation transformer. 
Voltage protection is provided for common mode o r  differential voltages up to 500 
volts on thc output of thc modulc. 
PHASE LOCKED 
DETECTOR OSCILLATOR 
r----- 1 
I I I 
E (ERROR) I 
I 
I 
OUTPUT 
h-,----l 
T-057 i T-055 INPUT NO. 2 S O O K H Z  SaWRE WAVE 
Figure 5-2. Phase-Locked Loop, Block Diagram 
Thc phase detector requires two inputs. 
diphase waveform and its  complement. 
pulses which are impressed upon the phase detection circuit. 
500 kHz square wave from the oscillator which is to be phase-locked. A triangular 
ramp is derived from this square wave. The triangular wave is delayed in time to 
allow its zero crossings to occur with the zero crossings of the diphase waveforms. 
This signal is also applied to the phase detection circuit where it is compared with the 
pulses produced from input 1, resulting in a dc e r ro r  voltage E, proportional to the 
phase difference, being geiieratd. 
phase of the locked oscillator to that cf the diphase signal. The phase detector utilizes 
self-biasing peak detectors to provide high degree of noise immunity. 
One input consists of two signals, a digital 
The zero crossings of the signals produce 
The second input is the 
This prror voltage is used to correct the frequency/ 
Thc input coupler was requircd to accept a dynamic input range of *15 db. This 
cxtrcmc range was accommodated by designing the unit to provide satisfactory pcr- 
formanco at thc minimum signal lcvel and using clipping diodcs on the input to prcvcmt 
ovcr-loading cffccts :it thc higher input Icvels. It was  nccessary to match these input 
diodcs duc: to symmcbtry rqui rcmcnts  of the module output. 'I'c'sts, o v w  thct dyiwiiiic e 
u 
c 
range of the coupler, show the combined mark-space and complementary asymmetry 
to he less  than 150 nanoseconds. 
Locked Oscillator T-057 - The locked oscillator was designed to operate in conjunction 
with the phase detector to form a phase-locked loop, (see Figure 5-2). The output is a 
500 kIIz square wave iocked in phase to the- 259 H!z diphnsc input signal. The desiLm 
objectives for the locked oscillator were derived from thc overall systcin requirements. 
Tests on thc locked oscillator demonstrated cxcellent basic stallility (1 part in lo5 for 
short and long term without ovor control) and a short lock-in tiinc. (less than 1 second). 
Mastcr Oscillator T-058 - ‘rhc master oscillator is a free running stabilized crystal 
oscillator generating a 500 ictlz square wave output. The master oscillator provides 
the timing for the modem and the data terminal. 
oscillator was designed to be better than 1 part  in lo5. 
Frequency stability of the master 
Cable Equalizer T-059 - Thc desi@ objective of the cable equalizer module was that it 
should be capable of: 
0 Acccpting a modified diphase signal from a balanced video cable over dis- 
tances from 0 to 7 miles.  
0 Equalizing the attenuation versus frequency. 
5-7 
0 Preamplifier T-060 - The preamplifier module was required to meet the following de- 
sign objectives: 
0 Raise the signal level from the cable equalizer T-059 sufficiently to drive 
the input coupler module T-055. 
0 Provide band limiting to eliminate extraneous noise and crosstalk outside the 
hand of interest. 
The final designed unit has a gain of 34 db *2.1 db and a passband of 50 to 400 kHz 
(3 db points). 
5.1.2 Data Modem Performance 
5.1.2.1 Calculated Performance 
Figure 5-3 shows two performance curves. One is the theoretical calculated diphase 
bit e r r o r  ra te  versus signal-to-Gaussian noise ratio. The other represents the worst 
case performance permitted by RCA internal specification 2184859. a 
The calculation of the theoretical e r r o r  rate performance is based on the theoretical 
bit e r r o r  rate. The theoretical bit e r r o r  rate for modified diphase gives the probability 
of e r ror ,  neglecting threshold effects, as: 
5-8 
w 
Y 
W 
Figdre 5-3. Modem Bit Error Rate Versus Signal-to-Noise Ratio 
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The signal-to-noise ratio is measured a t  the Modem band-pass filter output. 
signal-to-noise ratio (S/N) at that point in the system is related to FINO a t  the input 
to the filter by 
The 
- 
E/No = (S/N) (B/fo) (1/G) 
where: v-7  
S/N = signal-to-noise ratio at the band-pass filter output. 
G = average midband gain of the filter; calculated to be 0.9.  
There fore: 
- 
E/No = S/N 4 1.9  db. 
The theoretical bit e r r o r  ra te  versus F / N o  was calculated and converted to e r r o r s  per 
second versus S/N a s  shown in the following table. The result is the theoretical curve 
of figure 5-2. 
TABLE 5-1 
MEASURED SIGNA L-TO-NOISE RATIO VS BIT l<IZIiOR RATE 
S/N db 
4 2 2  
6.06 
7 .64  
8.98 
10.14 
1 1 . 1 6  
- 
- 
E/No db 
(S/N + 1.9 dh) 
6.02 
7.96 
9.54 
10.88 
12.04 
13. of; 
-- --- _I--_I_..__ 
Pbe 
1 .46  X 
5.00 x 10-3 
7 .69  x 10-4 
7.85 x 10-6 
5.21 x 10-7 
8.95 X 
---- --.- - -- ~- 
Error  s/Sec 
(Pbe X 2.5 X 105) 
~~ 
3.65 x 103 
1.25 X lo3  
1.92 X lo2 
2.24  X 10 
1.96 
1.31 x 10-I 
5. 1.2.2. I Ilil I.:rror It:ittn V(.rsus  Sipd-‘l’o-Noiw ltnlio. - A  hrge number of laboratory 
tc’sts h;ivc+ b w n  conduclcd on I h t a  Modcm assemblies to mcasurc the bit c r r o r  rate 
pc~rformance. Onc has been sclccted as a standard test for a l l  production assemblies. 
This test involvcs connecting the modulator output to the demodulator input through a 
5-10 
L. Cable Simulator. The Cable Simulator is set at 7 miles. The received signal ampli- 
0 
u 
tude in decibels is measured with ;i truc RAG soltrneter connected between test point 
F on the T-060 module board in nest slot number 3 and the ground bus. White. Gaussian 
noise is injected into the Data Modem between ground and test point %.I on the T-059 
module board in nest slot number 1. Measurement of the noise level in decibels is 
performed with the RMS voltmeter and. with test point i of the V-130 rredide hoard in 
nest slot number 23 grounded. The signal-to-noise ratio in decibels is the difference 
between the noise level nieasurcment and thc signal lcvel measurement. 
A test bit pattern is generated and supplied to the modulator. 
thc demodulator output is thcn compared with the original pattern to establish B bit 
e r ro r  rate. 
Lr 
i 
; L  
1 ;  
! 
ir 
Thc pattern rcceived a t  
i 
II The test bit pattern selected is a 21  bit, pseudo-random, binary codc. 'I'hc bit pattern 
is: 
n 000001110010001010111101101001l 
Note that all combinations of ONES and ZEROS that can occur in 3 five bit pattern, 
which is the length of Data Link word characters, except 11111 a r c  present in thc test 
pattern. Because of this characteristic, the pattern shown above was selected as the 
standard test pattern. 
Tests conducted on thc first four production Data Modem assemblies in the manner 
described above disclosed that the bit error rate varied betwcen 127 and 192 bit e r r o r s  
per  second for a signal-to-noise ratio of 10 db. This rcprescnts an approximatct 2.5 
decibel deviation in signal-to-noiw r:itio from tho thcorc.tica1 ch;ir:ictcristic. Iksign 
s;lwc.ific:iLions for lhcb 1):tt;i M ~ l ( * m  oc*rrriil :I 5 db dovi:ition. 
'* 
w 
I 
L a  
tr, 
LI 
include worst C:ISC llmisadjustmcntslf bctwcen cable length and Cable Equalizer settings 
t1i:it would occur in actual opcration. 0 
d 
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0 
0 
0 
~~ ~ 
CABLE 
S IMU LA TOR 
SETTING IN 
MILES 
0.0 
0.5 
0.5 
1 .0  
1 .5 
1 .5  
2 .0  
2 .5  
2 .5  
3.0 
3.5 
3.5 
4.0 
4 .5  
4.5 
5.0 
r r  .). .t 
! I ,  !; 
t i .  0 
6.5  
6 .5  
7. 0 
TABLE 5-2 
BIT ERROR RATE VERSUS CABLE LENGTH 
MODEM CABLE 
EQUALIZER SETTING 
IN MILES 
0 
0 
2 
2 
2 
L 
!) 
SIGNAL- TO-NOISE 
RATIO IN 
DECIBEIS 
10  
10 
10 
I O  
1 0 
1 0  
10 
1 0  
10 
10  
10 
1 0  
1 0  
1 0  
1 0  
10 
1 0  
1 0  
1 0  
10 
10 
10 
BIT ERROR RATE 
IN ERRORS/ 
SECOND 
40.8 
62.0 
45.0 
.50. 0 
104.0 
34.0 
52.0 
88.0 
56.4 
63.0 
143.0 
64.0 
79.0 
Y O .  0 
62.0 
83.0 
120. 0 
!):i. 0
111.0 
178.0 
145.0 
175.0 
n ,rl 
U 
Y 
5-12 
5.1.2.2. : Bit Pattern Sensitivity. - Tests were conducted for bit pattern sensitivity 
in the manner outlined in Paragraph 5.1.2.2.1. The standard 31 bit test pattern was 
employed a s  well as patterns consisting of all ONES and all ZEROS. The objective was 
to determine the characteristics of Data Modem bit pattern sensitivity. The results 
obtained a r e  tabulated in Table 5-3. 
Several general observations can be made concerning the bit pattern scnsftivit;. dr?tr?. 
First, the 31 bit test pattern produces a larger bit e r r o r  ra te  for a given cable length 
and signal-to-noise ratio than either the all ZERO o r  all ONE pattern. This condition 
supports the belief that the standard test pattern produces results that may be repre- 
sentative of actual Data Link system operation and not 'best-case" performance. 
Note that the all ONE pattern produces a lower e r ro r  ra te  than the all ZERO pattern 
for a given cable length and signal-to-noise ratio. If one wishes to hold the noise 
level constant, however, the indication is that the ONE pattern will produce less 
errors .  
and all ZERO pattern. The data indicates a bit e r r o r  ra te  of 248 bits per second. If 
the pattern is changed to all ONES, the signal-to-noise ratio would change to 10.3 db 
because of the increase in signal level by 2.3 db. By extrapolation using the e r ro r  
ra tes  for all ONE patterns at 7 miles and 8 db and 10 db signal-to-noise ratios, the bit 
e r r o r  ra te  wouici cieci-eaae tc approximately 40 bits per second. The change in bit 
e r r o r  ra te  when changing the ONE and ZERO content of bit patterns was experienced 
during laboratory test and evaluation of the entire Data Link system a s  reference 
described in Paragraph 5.2.2.2.1. 
For example, consider operation a t  7 miles, signal-to-noise ratio of 8 db, 
l 'hc*  c:abLc! used was VlO-i,'l'A. 'L'hct numbcr 10 in the designation Incans that the cable 
contains tcn vidco pairs of transmission lines. Cable lengths available for the tests 
w c r c  2, 4, and fi miles. Thcrc were no other signals on the cable during Data Modem 
k . E t S ,  1 
I 
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0 
0 
3IMU LA TOR 
SETTING 
0 
0 
0 
5 
5 
5 
7 
7 
7 
0 
0 
0 
5 
5 
5 
7 
7 
7 
TABLE 5-3. 
DATA MODEM BIT PATTERN SENSITIVITY 
- 
PATTERN 
Test 
Zero 
One 
'rest 
Zero 
One 
Test 
Zero 
One 
'rest 
Zero 
One 
Test 
Zero 
One 
' I 'c s t 
x c 1 '0  
( ) n c a  
SIGNAL 
LEVEL 
db 
-8.0 
-8. :: 
-7.5 
-8.4 
-8.9 
-7.3 
-8.2 
-9.2 
-6.9 
-6.0 
-8.3 
-7.5 
-8.4 
-ti.!) 
-7. :i 
- 8 . 2  
-!). 2 
- r ; .  ! I  
NOISE 
LEVEL 
db 
-18 
- 18. 3 
-17.5 
-18.4 
- 18.9 
-17.3 
-18.2 
-19.2 
-16.9 
- 1 6 
-16. :1 
-15.5 
-16.4 
- 1 (i. !f
- 15. :: 
-16.2 
- 17.2 
- l , I . ! j  
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SIGNAL/NOLSE 
RA TI0 
db 
I 0 
1 0  
10 
1 0  
10 
10 
10 
10 
10 
8 
8 
8 
s 
8 
S 
H 
S 
H 
ERRORSiSE C .  
115 
25 
104 
S4 
19 
80 
144 
21 
59 
7 59 
39Q 
814 
7 32 
26 0 
7 I 4 
!I43 
2'1 H 
:b!):! 
r J r  \ 
u 
I 
I Y  
CABLE 
LENGTH 
2 
4 
6 
W 
AVERAGE BIT ERRORS/SECOND AVERAGE BIT ERI7ORS/SECOND 
USING CABLE SIMULATOR USING VT10-LTA CABLE 
64 66 
71 73 
68 110 
Y 
u 
w 
The test conducted with the cable was similar to that described in Paragraph 5.1.2.2.1 
cxccpt that the cable W E S  used rather than the Cable Simulator. The noise level on the 
cable during the test was so low that bit e r ro r s  could not be detected. White Gaussian 
noise was injected into the Data Modem as  described in Paragraph 5.1.2.2.1 in order 
to obtain measurable bit e r ro r  rates. The tests were conducted at a 10 db signal-to- 
noise ratio and were diijjlicated ~ i t h  3 Cz?Ac Sirnsdator tc? prr?vid!c c~m-p:.lri~on d tn. 
The obtained data is listcd in Table 5-4. Note that the e r ro r  rates for the cable and 
for the Cable Simulator a rc  in remarkably closc agreement for 2 and 4 mile lcng-ths. 
Cable Simulator application caused a larger bit e r ro r  ratc for the 6 mile length. 
Various other measurements during the test effort disclosed that the signal delay for 
the cable at the 6 mile length was 1.5 microseconds less than the published nominal 
cable delay and Cable Simulator delay. 
3 
J 
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5.2 CONTROL LOGIC 
5.2.1 Design Philosophy 
5.2 .1 .1  Major Considerations 
During the design phase of the Data Link Control Logic, the major figures of merit 
for system performance were considered to be information transfer rate and undetected 
e r ro r  rate. Information transfer ra te  is defined a s  the time rate  of transfer of correct 
words and the undetected e r r o r  rate is defined a s  the time rate of transfer of undetected 
erroneous words. In general, these two performance parameters are incompatible. 
In order to determine the optimum compromise between these incompatabilities, a 
third factor must be specified. This is the noise environment in which the Data Link 
system would be required to operate. 
Definition of the noise environment was an unknown parameter throughout the design 
phase of the Control Logic. Therefore, the approach was to design for a relatively 
low undetected e r ror  rate at  high noise levels and permit the information transfer 
ra te  to be dictated by the noise environment encountered at a specific installation. 
5 . 2 . 1 . 2  Word Format and Error  Detection 
The selected Data Link word format is shown in figure 5-4. 
It is important to note at this time that contract requirements are for a Wiite Gaussian 
noisc environment resulting in a 1 0  single bit error rate. If it is assumed that the 
Gaussian noisc will generate perfect random bit e r rors ,  the parity scheme employed 
will achieve this performance level. This assumption is a good approximation for 
-4 
1) 
Y 
I 
Y 
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Y iiORiZONSTAL PARITY BITS 
w 
Y RECEIVED 
CP 
~ 
--r - -  
VERTICAL 
I 
30-BIT DATA FIELD 
TRANSYiSSlON I 
ACKNOWLEDG- 1 j 
TRANSMITTED 
WORD SEQUENCE 
WENT 
ORIGIN AND DESTINATION 
,~~ , OF DATA FIELD 
(24-81T COMPUTER SYSTEM WORD 
AND 6 HORIZONTAL PARITY BITS) 
Figure 5-4. Data Link Word Format 
PARITY 
i. 
the system considered. 
trated in a qualitative sense by simply letting the bit time approach zero. Noise 
"spikes" which modify single bits for large bit times will begin to modify adjacent 
bits as the bit time decreases, thus destroying the random single bit e r ro r  approxima- 
tion. Tho fact that random or t;aussinn noise docs not hm,u'anttac I-andorn bit c~ri'ors 
W:LS iri jxirt tht. rc'asoti t'or ~~!i!i:ci~g :::: :;:!:iiGvii.ti ( * I  I Y ~ I -  c i c - i c - c * t i o n  s (*I i<w\c -  i n  Llic* syslcwi. 
'['his :uiclition:il protection is c l c ~ s c ~ r - l l ~ r v i  as tlic' Moclcrii nioclu1:itiori c'rror cictection 
The fact that in general it is an approximation can be illus- 
- 
d 
Ui sc hcmc. 
5-2.1.3 Altq Character & 
'I'he AItQ cliaractcr (automatic repeat request) provides the stimulus for correction of 
erronc:ous words. If a r c c c i v ~ ~ l  word is found to be in e r r o r ,  then the Data Link 
I a 
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terminal that transmitted the word is requested to retransmit by means of the ARQ 
character. 
The ARQ character coding is such that a binary code 10011 is transmitted to indicate 
that there is no request for retransmission. A 01100 code is a transmitted repeat 
request. A Data Link terminal receiving an ARQ character interprets any cock other 
than 10011 as a repeat request. This criteria was established when considering the 
noise modification of ARC,? characters. Since a detected e r ro r  results in a retrans- 
mission, any modification of the code 10011 results in a retransmission. 
' 0  
~ 
I 
5 .2 .1 .4  System Word Timing 
A timing diagram illustrating the system word timing is shown in Figure 5-5. hi this 
figurey the ARQ character received in response to a transmitted word is received 
during the word time following the transmitted word. 
character does not take place until the second word time following the transmitted 
word. In the example illustrated in Figure 5-5, the Slave 'I'erminal receives 
erroneous word A. The resulting repeat request is received at  the Master Terminal 
during the next word time, word time 2 ,  and word A is retransmitted during word 
time 3 .  In order to maintain correct word transmission sequence, all words following 
a retransmitted word must be retransmitted in proper sequence until a no repeat 
request ARQ is received for the retransmitted word. All  words received following 
an erroneous word must be ignored until the word is correctly received. 
IIowever, response to the ARQ 
~ 
0 
-1 
~ 
Ll 
i 
Y 
Y 
Y 
II 
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I Y  
A 
RETRANSMIT 
A E 
I 
w 
A B A 
ERRONEOUS IGNORED CORRECT 
Y 
ARO 
A 
-AT 
> 
l w  
Y 
Y 
e 
w 
W 
-a 
LEAVE 
MASTER 
TERMINAL 
ARRIVE 
SLAVE 
TERMINAL 
LEAVE 
SLAVE 
TERM I NAL 
ARRIVE 
MASTER 
TERMINAL 
I WORD TIME# 2 WORD TIME # 3 
Figure 5-5. Word Timing Diagram 
character is that the storage o r  memory capacity rcquired for words that may require 
retransmission is reduced. In the Data Link Control Logic the retransmission storage 
register has a capacity for two words. Had the delay been 1.5 word times, a three 
word capacity would have been required. A reduction in the hardware required to 
implement a system generally improves the predicted system reliability with respect 
to random hardware failures. 
5.2.1.5 ID Character 
In the Data Link word structure, the ID character contains two types of information. 
The first is the origin and destination of the word. The second is a binary repeat 
code which indicates word sequence. The code is: 
00 - Original word or second word in repeat cycle. 
01 - First word in 1st repeat cycle. 
10 - First  word in 2nd repeat cycle. 
11 - First  word in 3rd repeat cycle. 
The objective of this code is to provide a means by which a terminal receiving data 
can determine if  proper word sequence is maintained, if there is a possibility that 
information has been lost, and to assess the difficulty of correct information 
transmission. 
5.2.1.6 Synchronization 
0 The Saturn Data Link system must be time synchronized in order to transfer informa- 
tion between the two associated computers. 
cally controls the synchronization process by a series of logical operations known as 
a "reframing cycle". The ability of the system to maintain synchronization once it is 
established is a function of the Modem Phase- 'Locked Oscillator stability. 
is controlled by specification to be such as to ensure phase lock continuity during and 
after either the total o r  partial loss of the incoming diphase signal for a time duration 
The Control Logic initiates and systemati- 
This stability 
nf ' l l l l \  m: I... ,.'.,, ,.,, * , , I ' .  
"I . - \ * . I  *.*I", , P . , \  U"....,,. 
0 A terminal receives a fourth repeat request for the same word. 
0 A terminal determines that the same word is erroneous for the fourth 
time. 
5- 2 0 
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A terminal receives a word with a "sync" word ID code which indicates 
that the other tenilii-d is in a refrarrrirg cycle. 
It has been determined that a word has been retransmitted erroneously. 
The implication is that a malfunction has occurred in the retransmission 
storage equipment and therefore information has been lost. 
A received word has an ID repeat code numerically smaller than expected 
which indicates that information has been lost. 
In general, these conditions establish that the system will resynchronize whenever 
the Control Logic determines that there is a possibility that information has been 
lost o r  that there is a degree of difficulty in transferring information between Data 
Link terminals. In some respects these conditions are artificial in that some may be 
satisfied without the actual loss of time synchronization between the Modem Phase- 
Locked Oscillator and the master timing source. If time synchronization is lost, 
however, one o r  more of the Control Logic conditions will be satisfied. 
When actual time synchronization is lost, information is lost because of the inability 
of the receiver portion of the Control Logic to properly interpret received information. 
The rules for the Control Logic initiating resynchronization include the loss of in- 
formation condition. 
must be assumed that a loss of information has occurred. 
For these reasons , whenever resynchronization takes place it 
5.2.1.7 Control Iaogic Ilardwarc Desigm 
The approach in the d e s i p  of the Control Logic was to employ developed and proven 
hardware common to the Saturn 110 Computer main frame hardware. This was 
accomplished resulting in a four nest assembly implemented with 96 Saturn printed 
circuit modules. There were no special circuits designed [or Control 1,ogic 
application. 
Ihwcver, one unique application of standard circuits WIIH rtquircxi.  
cllcctlve elcctrical paralleling of 4. G volt output ckmip diodes on line drivers used 
'Ihiti W i i S  the 
5-2 1 
-1 
j 
to generate signals to the IODC. 
diagram DL7. The cathodes oi diodes on V-032 modules are connect& to the outputs 
of V-129 line driver circuits. The common anode sides are connected to - 6 . 5  VDC. 
This causes a diode on the V-032 module to be electrically connected in parallel with 
the output -6.5 VDC clamp diode of each V-129 circuit. The reason for this configura- 
tion i s  to prevent “over-stress” of V-129 output diodes when the Data Link cabinet 
power is off and IODC power is on. The output impedance of the Data Link -6 .5  VDC 
bus is less than one ohm when the power is off. 
largc current to flow through the output clamp diode to the IODC. The paralleling of 
diodes (loes not guarantcae any division of current through the diodes hut does restrict  
the masimum power (lissipation of either of the parallelled diodes. A detailed 
analysis of this condition was published on I October 1964 in response to Saturn 
Reliability Program Action Request Log No. 13. 
This configuration is shown on RCA 2173068 logic 0 
This condition permits a relatively 
I 
- I  
U 
- 1  
- I  
- I  
5.2.2 Control Logic and System Performance 
5 . 2 . 2 . 1  Calculated Performance 
Following a r e  a ser ies  of curves which describe the performance characteristics of 
the control logic. Because of the strong dependence of system performance on 
Control Logic characteristics, they also represent system performance. 
The curves a re  calculated performance characteristics. Ccrtain assumptions have 
been made to simplify the calculations. They are:  
0 b’or HYS k i n  pctdi~rriiancc~ which cmiploys two Ih ta  1 ,ink tcwnin:ils the bit 
errors generated on each of the two video transmission lines are equal and 
iriclel)cndcnt . 
0 F’or thc hit e r ror  rates considered, the proliability of a conversion of a 
repeat rcyuest, 011U0, to a no repeat request, 10011, is negligible. 
d 
- 1  
- I  
- I  
w’ I 
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0 There are no retransmission register parity errors .  This assumption is 
based on the fact that retransmission register parity e r ro r s  would be caused 
by an equipment malfunction. 
0 There are no parity e r rors  for information transfer between the Data Link 
t emi l ??  and the IODC; 
0 The IODC is always available to accept data when data is to be transferred 
to it from the Data Link terminal. In actual operation if the IODC is not 
available, the receiving terminal generates a repeat request and system 
resynchronization may result. 
0 It is assumed that the actual time required in the synchronization process 
is negligable. Actually at low bit e r ro r  rates the time required is less than 
ten word times. At high bit e r ror  rates the time is longer because bit 
e r ro r s  will interfere with the synchronization process. 
A detailed outline of the calculations may be found in the Appendix. 
Following a re  definitions of parameters reflected in Figures 5-6 through 5-11. The 
common independent variable for all curves is Pb = average bit e r ro r s  in bit per bit. 
Figure 5-6 
Pw = average word e r ro r s  in word per word. 
X Bit = average bit e r ro r s  in bit per second. 
X Word = average word errore  in word per second. 
Figure 5-7 
t = average word information transfer rate in microseconds md in word 
timas. 
Figure 5-8 
'I' sync = average terminal available time which is the time between re- 
framing cycles in seconds and microseconds. The curves are for word 
5-2 3 
e 
FibWre 5-6. Average Word Erro r  h l c s  
5 -24 
c 
".  
Figure 5-7. Average Word Information Transfer Rate 
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Figure 5-8. Average Terminal Time Avriilahle Retween Reframing Cvcles 
I 
Figure 5-9. Average Terminal Time Availabte Between Reframing Cycles for Two Terminals n 
id 
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Figure 5-10. Average Undetected Word Error  Rate 
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e r ro r s  influencing a single terminal which is equivalent to bit e r r o r  genera- 
tion on only one of the two video transmission lines between two Data Link 
terminals. 
T sync normalized = average terminal available time which is the time 
bet..veen refrming cycles in ward transmission times. 
bit error influence on a single terminal. 
The curve is for 
Figure 5-9 
T sync (two terminal) = average terminal available time which is the time 
between Reframing Cycles in seconds. The curve is for two terminals 
with bit e r rors  generated on each of the two video transmission lines which 
are random, equal, and independent. 
T sync (two terminal) normalized = average terminal available which is the 
time between reframing cycles in word transmission times. The curve is 
for two terminals with bit e r rors  generated on each of the two video trans- 
mission lines which are random, equal, and independent. 
X sync. = average synchronization rate in synchronizations per  second. 
This curve is the reciprocal of T sync (two terminal). 
Figure 5-10 
Pe = average undetected word e r r o r  rate in word per word. This curve 
reflects performance characteristics of the Control Logic in that the only 
error tieieciion capabiliiy- CGieiderd is Z ~ C C ! ~ R ; = .  Act"31 system 
undctectd crror ratcs will  also tlepcnd o n  ttw tlc*tc!ctiorr of mocluldion crrors 
by tlw I lata Motlctn. 
'1't)c avcragc time Iwtwccn undctcclcd word wrors in hours. 
'I'be normalized -- average time between undetected word e r ro r s  in word 
transmission times. 
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5.2.2 2 Measured Performance 
5.2.2.2.1 -4verage Word Information Transfer Rate.- In Figure 5-7, the results of 
two performance tests a re  shown. One of these tests was a transfer Characteristic 
i e s ~  trlGr. XSL-532-1, paragraph 6.4.8.5) .  This test involves the transfer of 100 
words in both directions between two Data Link terminals. 
involves the sampling of 200 word transfers. 
program. The time requircd to transfer the 100 words in each direction is measured 
and recorded by the computer. Four tests were performed; each at a different bit 
error rate. 
test is the average transfer word time for 200 worcl ti-ansfvrs. 
formed was the Ihta  Link I~;.uei-c.ise ‘I‘cst (Itchi. N S I  532-1, paraqaph 6 . 4 . 6 ) .  
of this test a re  also shown in figure 5-7. This test is similar to thc Transfer 
Characteristic Test except that the 100 word transfer time in each direction is 
measured once every 100,000 word two-way transfers. 
volved 50 samplings of two-way 100 word transfers which is the same as 100 
samplings of 100 word transfers or 10,000 single word transfers. Two complete 
tests were conducted. One at an average bit e r ror  rate of 5 x bit per bit and 
the other at 8 x 
minimum average word times tor a iiiii iwrd trarsfer and average word times for the 
entire test o r  10,000 word transfers. 
A f T 3 . 4  
Each test ilierdcrc 
The test is controlled by computer 
Each test data point shown in fikwre 5-7 for tlic transfer characteristic 
‘I’lw second test per- 
Results 
Each test conducted in- 
bit per bit. The data shown for these tests a r e  the inaximuni and 
‘fiere are two known possihle explanations for the deviation of mcasurcd values from 
the ea1c:ulatcd chnractcristic:. I-.. I [Icy ;re: 
Influcncc of bit pattcrn sensitivity in the Data Modem signal-to-noise ratio 
v c r s u s  bit e r ro r  rate characteristic. Refcr to Paragraph 5.1.2.2.3. 
and not readjusted after the original set-up. The word information content was a 
number which was continually incremented thereby causing the ONE and ZERO bit 
content of words to change. Because of the change in signal level to bit pattern, and 
therefore signal-to-noise ratio and bit error  rate, the initially established bit e r r o r  
ra te  may not be the appropriate abscissa point at which to reference the test results.  
5.2.2.2.2 Synchronization ltate. - Results of synchronization rate  measurements a r e  
shown in figure 5-9. White Gaussian noise was injected into the Data Modems of a 
Data Link test system. The noise level was  adjusted to achieve the desired bit error 
rate. The procedure is described in  NSI532-1, section 6.1 .4 .  The synchronization 
rate  was measured with an electronic counter connected to control logic nest location 
412- L. 
3 . 2 . 2 . 2 . 3  Undetected Word Er ro r  Rate.- A computer controlled test was conducted 
for the purpose of detecting the transfer of an erroneous word via the Data Link system 
Results of this test a r e  shown in  Fibare 5-10. The bit e r r o r  ra te  established was  
8 x 10 
One erroneous word was undetected after the transfer of 17.1 million words. 
an undetected word e r r o r  ra te  less  than that predicted by the calculated undetected 
e r r o r  rate characteristic. 
- c) 
,J bit per bit which corresponds to a I .  5 kilocycle per second word error  rate. 
This is 
Although it is not possible to draw a conclusion from this single sample, it is possible 
that this desirable deviation is caused by the Data Modem modulation e r ro r  detection 
scheme which was noi C U I I ~ L ( I C L  ’ ‘----J GU i C  & n  - - lnri latorl  u..-v---- -. rliAr~Ct~~-iStiC. 
NASA rcjwc*scntdivc~s lrom Iic~llconlm lnc. I W O ~ ~ J S C C ~  :i niethocl of clvaluation whic*Ii 
:icc:elwates thc generation of undetected e r r o r s  and also avoicls the assumption that 
indivitlual bit e r r o r s  occur independently. 
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The procedure involves inhibiting the vertical parity checking networks so that vertical 
I parity would always seem to be satisfied. This ~7ould accelerate the occurrence of 
undetected errors .  An undetected e r r o r  would then occur whenever there were  an 
even number of bit e r ro r s  in a five bit word character thereby causing horizontal 
I parity to be satisfied. The procedure would then be to measure the undetected e r r o r  
rate resultiing from ~ 'h i t e  Gaussian noise injection ~ t .  a bit e r ro r  rate low enough to 
assure that virtually all of the undetected word e r ro r s  would he the rcsult 01 o d y  two 
I 
I 
bit e r ro r s  per character. The calculation of the actual undetected crroi- rate with 
vertical parity checking activatcd would be: 
1 0  
Pe 28  2 ( $) undetected word e r rors  pcr wont transmittctl where: 
i -  1 
e The summation is from 1 to 10 because there are 10 ways in which two bit 
e r ro r s  may occur in a character. 
0 n is the total number of characters. 
e ni is the number of accepted e r ro r s  with the i & e r ro r  pattern. 
A test was conducted to evaluate the difference between the Llellcomm undetected e r r o r  
ra te  and the characteristic of figure 5-10. This test involved the transfer of 900,000 
words at an average bit e r ro r  rate of 7.4 x 1. K4 bit per bit. The Data Modem modula- 
tion e r r o r  and ve 
error rate by the Bellcomm method was 10 per cent higher than the value dictated by 
parity networks were  inhibited. The calcuiaki  imdetected 
t h e  characterlstic of flgurti 5-1n. 
.- 
5.2.2.2.4 I'ffectiveness of Modulation Error  Detection. - Two laboratory tests were  
'U conducted to determine the  merit  of using both a modulation e r ro r  and parity e r ro r  
detection scheme. A test was conducted in which 300,000 words were  transferred with 
s* - 3 a hit e r r o r  rate of approximatcly 10 bit pcr bit. I.Yrst only thc  horizont:il parity 
I 
checking activated and 15 undetected e r rors  with only the modulation e r ro r  activated. 
From this test it appears that modulation error detection is n o r e  effective than the 
horizontal parity checking scheme. 
0 
Another test was conducted in which 900,000 words were transferred at an average 
-4 
hit ci-rm- rzte nf 7.4 x 10 bit per bit with both the modulation e r r o r  and horizontal 
parity e r ror  activated. The test was repeated with only the horizontal parity networks 
-11 
activated. 
and 8. 82 x 10 
t h e  undetected e r ro r  ra te  was reduced by a factor of 2.8 when modulation e r r o r  detec- 
tion u as employed. 
Undetected e r ro r  rates calculated for the two conditions were 2. 91 x 10 
-1 1 
undetected word errors per word respectively. This indicates that 
5 . 2 . 3  Recommendations 
Following is an outline of recommendations concerning possible changes in  the Control 
Logic which may improve system performance. These recommendations a r e  based on 
experience gained during the execution of the contract. 0 3 
5 .2 .3 .1  Information Transfer Rate 
In actual operation at relatively high bit e r ro r  rates,  the average information transfer 
rate is iiin1-e advcrse!y effected hv the synchronization rate then by the word re- 
transmission rate. The reason is that T sync becomes small and once the system goes 
into synchronization one must assume that words have been lost. 
synchronizntion takes place during a block transfer of data that the entire block of 
data will have to he retransmitted. 
This means that i f  
L n  all of the testing performed during the design and development of the Data Link 
system, synchronization has never occurred because of a loss of synchronization 
1)c:twcwi the Ih ta  Modcm phase-lockecl oscillators and the master free-running 
osc i l lahr .  This is probaljly duc to the high degree of stability achieved in  the I ,ockccl 
'l'imcr clesig-n. 
o u t l i i w l  i n  I):tt-ugrapll 5.2. 1 ,  (i o f  this wport. 
111 evcry c:isc, synclu.oriizrition 11:~s occui-rcrl I)C<::IUSC~ of tile vritcri:i 
0 
Y 
Y 
.J 
c 
U 
In the event that "field operation" discloses a need to increase the information transfer 
rate under high noise conditions, certain changes may be made in the cri teria for 
synchronization. Specifically, increase the number of times a word may be retrans- 
mitted 'before synchronization is initiated. In order to do this and at the same time 
preserve the Data Link word length of 45 bits, the present repeat code philosophy 
would have to be abandoned. Another philosophy w!iich coulcl bc adopted would be tc, 
tag each word transmitted with a sequence code. 
repeat codca) would be required to provide tlie capability of detecting o u t  of sequCnce, 
unnecessary, and correct retransmissions. 
In this case, only iwc bits (:IS in tlie 
Another method for increasing information transfer rate would be by decreasing the 
length of the present Data Link word. This could be done by degrading the undetected 
e r ro r  ra te  presently achieved, It is believed that the horizontal parity checking 
scheme could be eliminated and still achieve the undetected e r ro r  ra te  performance 
reflected in figure 5-10. This is because t h e  modulation e r ro r  scheme appears to 
have a higher capability for  preventing undetected e r ro r s  than tlie horizontal parity 
checking scheme. 
word length by 25 per cent. 
Elimination of horizontal parity would decrcasc thc Data Link 
b 
5.2.3.2 'hct icai  i>rogi-amming Aid 
At the present time there is no tthardwarell m a n s  for notifying the coniputer when a 
command word has been lost in transmission. There are several wzys that this 
condition can be detected by proper programming. IIowever, in order to simplify the 
proqamming it is  recommended thai 2 "Command Word 'l'ransmission I3usy" (XCTl3) 
signal be generated by tlw Data Link 'rerminal. 'I'his sigtin? would notify thc computer 
via the 1OI)C that transmission is in progress but ncccpt:inc*c' of the word by t i id  
rcmote terminal h a  not occurred. A f t c r  cxccuting a command word  instruction ttw 
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5 . 3  MAINTENANCE AND CONTROL ASSEMBLY 
The Data Link Maintenance and Control Assembly was designed to provide a direct 
interface between Data Link equipment and system operating personnel. The assembly 
permits ON- LINE system monitoring and TEST or  off-line monitoring and control. 
During design of the Maintenance and Control assembly, the primary objective \vas to 
providc vtrsatility. The unit was not designed to provide a specific capability 01- to 
permit tiic solution of specific pro1)lems. The reason for this approach is that the 
antirip:itcvl utility woulrl depcwtl on equipmcmt and systcm status and the immedintc 
objcctives of operating personnel. 'l'hese factors coultl not he adequately assessed a id  
specified (luring the equipment design. Therefore, the approach was to provide versa- 
tility. Optimum use of the Maintenance and Control assembly depends to a large 
degree on a thorough understanding of the Data Link equipment and Data Link system 
operation. To illustrate this point, consider the illumination of the MODULATION 
ERROR indicator. The significance of such an alarm would be different if the Data 
Link terminal was in actual on-line system operation than if one were attempting to 
verify operability of a single Data Link terminal with the modem modulator output 
connected to the demodulator input. For the on-line case,  thc alarm may be the 
result of 3 powcr-off condition o r  malfunction in  the remote terminal. For single unit 
test the alarm may indicate a malfunction in the Data Modem assembly. 
0 
Various Maintenance and Control assembly operating procedures may be generated 
depending on the desired objective. The Saturn Data Link Terminal Instruction Manual 
contains a procedure which may be used for verifying the operability of the Data Modem 
and Control Logic assemblies. Refer to table 5-5 of the Instruction Manual. 
- I  
- 1  
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0 Over and under voltage detection shall be established at a level sufficient 
to protect the circuits from voltage levels that could be destructive. 
0 Sufficient operational control interlocks shall be provided to protect the 
equipment from accidental operator error .  
ON ax! DC POWER OFF controls are activated sirnultancously t l i e  p w c r  
OFF condition s h a l l  prevail. 
In the event that the 1)C IWIVER 
0 Sufficient controls shall bc provided for disconnecting the I M W ~ T  system 
from the Data Modem and Control b g i c  circuits for tlic put-posc o f  maintc- 
nance and calibration. 
5.4.1.1 Power Supplies 
The DC voltages required for proper operation of the Data Link circuits are +26 VDC 
f 3%, -26 VDC *3%, and -6.5 VDC *3%. A single power supply, capable of generating 
the required voltages, was selected. RCA Specification Control Drawing 2 184570-2 
defines the unit for Saturn S1R systems and 2185545 for Saturn SV systems. The 
operational properties of the 2185545 unit are identical to those of 2184570-2. 
differences are primarily in workmanship requirements and coinponent quality control 
requirements. 
The 
me selection of the power suppiy i ~ r  Dzta Link applications was bastri on several 
factors. First, the unit could satisfy all Data Link power requirements. The unit 
will generate any one of the three required voltages. Transient response is good, 
anu tne vai-iatizn in  1)C output voltage is not expected to exceed *l. 5% thereby pro- 
"-  -.. A-finc: vitling adequate margins for adjustment and power distribution voiLiip \.rur-. - 
Scxonclly, the unit was  specified for application i n  the SIB Dual Displays systems 
developed for NASA undcr contract N A S  8-5433. This, togcther with the fact that the  
single powc:r supply tyDc could fulfill all Data Link DC powctr rtquircwwnts, appcarc\d 
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0 to offer some obvious advantages when considering computer system maintenance antl 
~ logistics problems. 
ti. 4 . 1 . 2  Sequencer, Power Control 
5.4.1.2.1 Voltage Sequencing.- Stater1 voltage sequencing requireiiic*nts for the 
circuit moclules u s e d  in Data Link require: 
O N  SEQUENCE OFF SEQUENCE 
- 6 . 5  VDC 
-26 VDC 
+26 VDC 
+26 VDC 
-26 VDC 
- 6 . 5  VDC 
A rcvicw of the circuits, most of which a re  common to other Saturn Computer equip- 
ment, disclosed that the sequence time relationship of t h e  +26 volts was not critical 
from the standpoint of causing catastrophic circuit failures. IIowever, it will cause 
degradation in circuit performance if the sequence time relationship alone is applied 
to the circuits. This effect is considered "long term" and is not expected to be 
detectable until after the +26 volts has been applied for approximately 100 hours. 
Another disclosure was that it is not necessarily a requirement that each voltage in 
iiie sequence reach its steady state vaiue before changing the next voltage in the 
squcncc .  
volts) not be significantly greater than the absolute magnitude of -26 volt at any instant 
i n  time. 
h i w t l t l  not c.xccwl -7. r~ volts iwlort- the. 4. !i vo l t  I N S  hits r c w . i i c v l  i t  voltnE:c. v:diic* 
I ~ C ~ . W C * C * I I  L ( * I * O  v o l t s  :ml i t s  iiorrilal o p ( ~ t - a t i n ~  i ( * v t * l .  1 ' 1 1 ~ ~  -7. ! I  volts  is clic*tutcd I),y 
I t'mhtstot' voltage1 li 111 i t u t i o w .  ' I % ( *  r ( ~ ( i u i w n l w t  lor voltage. scquc.iicilrg :ml thc~n+y 
I I I C .  iii:c~tiio(I I)y wiiic*ii It i:, i t ~ ~ l ~ l ( , l ~ ~ ( . i i t ~ ~ ~ l  ih  vc1r.y c*lot;cly rc~lutc*tl to tiw t l c ~ l i n i l i o l l  oi ",x\ro 
volts". 
volt:tx:c. appliwl to i t  hy virtu(. 01 an opcn circuit betwc.cn the bus and the voltage source. 
'I'his is generally the connotation when onc considers dc sequencing in which dc voltages 
0 
In the case of the +26 volts it is only required that the absolute value ( 2 6  
'Ihe rtquirement htwcen thc -6. 5 volts antl -26 volts  is that thc -26 volts 
%taro vol ts  may Iiavc. two meaninge. onc is tluit a givcw ~)owcbr bus  llas no 
c 
L 
Y 
Y 
Y 
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are switched with contacts to the voltage distribution bus. Another definition of zero 
volts is that the bus is at ground potential or is connected to ground potential throuF:h 
a moderately low impedance. This is generally the meaning when considering ac 
sequencing in which the application of dc voltages results from sequencing priinary 
ac power to the power supply inputs. In ac sequencing, however, one is usually faced 
with the fact that the output mpifance of a power supply when it is off is not quantiln- 
tively defined. 
If dc sequencing was empl~yed for the Data Link cquiplnent, the scqutwcing relation- 
ship between the -6.5 and -26 voltages would have been very critical. 
-26 volts could be applied to transistors with lower voltage ratings. 
sequencing was employed and the impedance of the -6.5 volt bus when the -6.5 volt 
power supply is off controlled by connecting a one ohm resistance between ground and 
the - 6 . 5  VDC bus. Refer to figure 5-12. The one ohm resistance serves as a bleeder 
resistance for the -6.5 volt power supply and is required for the connection configura- 
tion employed because load current is required to flow from the -6.5 volt bus rather 
rhis is because 
However, ac 
4 than into it. 
u 
.* 
The ohmic value of the bleeder resistance is dictated by certain boundary conditions. 
‘fie minimum value is limited by the current capacity of the -6 .5  volt power supply. 
The maximum value is limited by the requirement that a 4 . 5  volt power supply 
current flows through the resistaiice tc provide voltage regulation. 
It can be seen that the configuration implemented relieves the criticality between the 
-6 .5  and -26 volt sequence. Even if the -6.5 volt power supply was removed from 
the system the voltage on tnc - G .  5 ~ l t  bus would be between ground potential and 
-fi. 5 volts when the -2G volt supply wau on, and tlic -7.5 volt liniitatioli xc=z!r! not bc 
cxceedeti. I 
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I 0 TO LOAD 
r 
LOAD 
- 2 6  VDC CURRENT 
El +26 VDC 
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13im 4 0 TO LOAD - I  
Figure 5-1 2. Data Link Power Supply Connection Schematic 0 
supplies off when a potentially destructive over or  under voltage is detected. Because 
of the voltage sensing ability, the unit is also the key element in the voltage sequencing 
operation. 
The OVER/UNDER VOLTAGE SENSOR w a s  designed to have adjustable sense voltage 
threshold levels and adjustable DC test voltages. 
self contained, test voltages was done to fpcilitate testing and maintenance of the 
i-qUipi-,-, t..-&. 
The implementation of adjustable, 
‘ l ’ l i ( b  scclu(’ncc:r asseml)ly is txluil)pctl with two inaintenance controls. 
1’( jW14:JI SlI I’I’LY T E S T  control am1 thc OVER/UNDER VOLTAGE TEST control. 
t‘hthy are; the 
- 1  
I 
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Activation of the POWER SUPPLY TEST control disconnects all power supply voltages 
from the circuit modules. In all other ways the power system is operational. The 
OVER/UNDER VOLTAGE TEST control can only be activated when the POJVER 
SUPPLY TEST control is activated. This control causes the internally generated, 
adjustable, test voltages to be applied to the OVER/UNT)ER VOLTAGE SENSOR rather 
than the Data Link p o w e r  supply voltages. 
UNDER VOLTAGE SENSOR while it ie completely installed in t h e  sequencer assembly. 
This calibration would not be possible using the Data Link power supplies because the 
-26 volt supplies cannot be adjusted to the f 6% limits. The OVER/UNDER VOLTAGE 
SENSOR test voltages have another utility. 
TEST control provides a means by which the power supplies can be activated for trouble- 
shooting purposes even though a power supply malfunction has occurred that would 
otherwise automatically cause them to be turned off. 
This action permits cdibr;ition of the  O\-ER 
Activation of the OVER/UNDER VOLTAGE 
5.4.2 Measured Performance 
5.4.2.1 Voltage Sequencing 
Typical dc voltage waveforms for the power on and power off sequence a re  shown in 
Figure 5-13. 
5.4.2.2 Measured Voltage Distribution Drops 
.d 
Distribution voltage drops are t h e  difference between the voltagc appearing at  a 
module with resped ti;  $5:: grc>rind INIS at t h e  module, and the power supply output 
voltaggc: with rcspc:c:t lo  tho ground !)us at tht- ~w>we!t' t i~pply.  
:iw I)rewnltrcl in  'I'iihlc 5 5. 
M c ~ u t . < ~ l  voltup' cirqi-i 
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TABLE 5-5 
MEASURED VOLTAGE D E  TRIBUTION DROPS 
L 
VOLTAGE VOLTAGE DLSTRIBUTION DROP - 
-6.5 volts dc 
-26 volts dc 
+26 volts dc 
5 3  millivolts dc niurilnum 
30 millivolts dc m,aximum 
19 millivolts dc maximum 
:I amps I -6.5 volts dc I 
-26 volts clc 
5.4.2.4 Data Link Terminal Measured Primary Power ReyuiremeHt 
I) 
The steady state power requirement for a single Data Link terminal is presented in 
Tahle 5-7.  
i 
brackets and fixtures were required as well as a unique front door to permit access to 
the Maintenance and Control assembly. Figure 5-14 shows the location of assemblies 
within the Data Link cabinet. 
0 
All cables connecting to the Data Link Cabinet are shielded assemblies. Special RFI 
junction boxes were designed for video transmission line connections. The reason 
for the junction box design was that it was required to terminate the video transinission 
line shields in an open manner. It was required to h a w  complcte ground isolation be- 
tween the two Data Link terminals in the systcm. 
'l'lie cal)inet cooling requirement is that localixcd t cmpc~ra tu res  inside the cal)inct do 
not exceed 1 ]:{OF. 'riiis requirement results from the iact tiiat 311 circuits used in tile 
Data Link Cabinet, except possil>ly those in the power supplies, have been designed to 
operate in a worst case ambient temperature of 11 :jo F .  
air input temperature may be 80 O F ,  the maximum temperature rise in the cabinet 
must not exceed 33 "F. 
C:onsictering that the maximum 
The design goal, by contract requirement, for insulation between signal and chassis 
ground, was 200 megohms at 500 volts dc with a R. 11. of 30 percent at 25 "C. This 
degree of isolation was achieved by controlling the insulation resistance of the sub- 
assemblies by specification and by insulating mounting hardware from the cabinet. 
a 
i 
5.5.2 Measured Performance 
5. 5.2. 1 Cal)inet Internal 'l'emlwraturc ltisc 
1,at)oratory tc~ml)craturc risc mcasurcinc:nts wcrc iiiactcb on a fully opei.ationa1 Data 
[,ink terminal. 
the cabinet is prcscnted in Table 5-8. The tcmpcraturc rise values arc with respect 
to the. laboratory ambient tonipc~raturc of 72"E'. The. front of nest locn lions is dc>fiiicd 
a s  thcb modulcl insertion sitlca of  the ncst. 
A list of maximum tcmpcrature rise valucs for various locations in 
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SIGNAL 
231. 
,MAINTENANCE CONTROL ASSY AND 
CONTROL 
/LOGIC 
SlON 
POWER 
TABLE 5-8 
CABINET INTERNAL TEMPERATURES 
I 
I 
LOCATION 
MAXIMUM TEMPERATURE RISE 
(33 F MAXIMUM ALLOII'ABLE) 
Top of Sequencer, 
Power Control assembly 
Between Sequencer, Power 
Control assembly and -6. 5 
volts dc power supply 
lktwcen -6 .  5 volt powcr supply 
and -26 v polver supply 
13etween -26 volt powcr supply 
and +26 volt powcr supply 
Front of Control Logic assembly 
Front of Data Modem 
Top of modem assembly 
5.5.2.2 Iilsulatioii Resistaiicc 
12.1 O F  
12.2 O F  
15.2 OF 
11 . (i %- 
13 ('I: 
20. so  F' 
14.6 O F  
22. fi O F  (directly over 
T- 052 module) 
Y 
4 
J 
W 
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SECTION 6 
DATA LWK RELIABILITY 
The Data Link contract states; "The design reliability goal shall be -99 for seven (7) 
hours of equipment operating time. '( 
During the design and development of the Data Link equipment, there was no single 
direct action taken to assure attainment of this goal. The general approach was to 
apply a ''worst case" design philosophy. Inherently critical design configurations were 
avoided at  all times. 
was made to minimize stress ratios for individual electrical components. 
Design reviews were conducted on all new designs. An attempt 
-- 
6.1 CALCULATED RELIABILITY 
The calculated mean time between failure for a single Data Link terminal is 6,600 
hours. This represents a calculated probability for success for 7 hours of operation 
of ,99894, 
Data Links 
probability for success, cmsfdering both Data Link terminals in a 
, is .99788 for 7 hours. 
The above iigrires sccount for only l'random" failures. They do not take into account 
failures resulting from marginal periorxance causcui by inadequate deeign or f a i lu rw  
caused by equipment abuse. 
6.2 RELIABILI'I'Y TESTING 
A 1000 $ur Data Link rsliability test waa conducted under laboratory conditions. 
a period of 1000 hours. The equipment was monitored and tested periodically to 
v) 
Link terminals, serial numbers 030-0001 and 030-0002, were  exercised for 
I 
I 
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0 verify performance. At the beginning of the reliability test, the two Data Link 
terminals had been in  operation for periods of 220 and 233 hours respectively. 
Following is a summary of the equipment failures during the 1000 hour reliability 
test: 
i. The fiise, F2, of k c  Seqcencer, P ~ w e r  Control assembly of terminal 
serial number 030-0002 was blown during thc replacement of a test jumlwr 
connection. ‘JWs jumper w a s  a special test connection u s c ~ l  to s equmw 
the DC power off in the event of an over tempcrnture condition in the 
cabinet. 
remain on. The equipment was required to operate unattended during 1000 
hour test, therefore, the test jumper was employed. 
Normally an audible alarm would sound and the power woultl 
2 .  Test cable WOO0001 failed due to an open circuit. This cable is only used 
for single terminal test in  which the terminal is disconnected from the 
actual video transmission lines. This failure would not effect systeiii opera- 
tion. The test cable was installed in terminal 030-0001. 
3. Two indicator lamps in the MODE SELECT switch and DC POWER ON 
switch were burned out in terminal 030-0001. 
failures would not effect system operation. The elapsed operational time 
ot  the terminal at the h i c  ol’iheae fai!urcs  as 1111.4 !~c?l?rs. 
These indicator lamp 
Y 
W 
J 
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SECTION 7 
PROGRAMMING 
Three basic programs were generated for this contr:ict. 
program is contained in paragraphs 7 . 1  through 7 . 3 .  
A short description of c;~ch 
During the generation of programs for this contract, several prograinming techniques 
were discovered that will minimize the probability of programming error .  Three 
recommended techniques a re  detailed in section 7.4. 
7 . 1  DATA LINK - SPECIAL TEST MODE 'TEST 
'The purpose ol' this test is to provide a controlled analysis oC thc tlata link tcrmiii:ll 
receiver functions. 
The test is written to run on a single computcr with either ;I singlv I O I X  :ind tt.i-min:il 
o r  two IODC's and terminals (see Figure 7-1). A s  the transmitted dnt:? conies direct1)- 
from the computer with no check bits addcd for c r r m  detectionj noise inspection is 
not used for this test. 
CABLE ASSY 
1 
DATA LIMN 
TE RYINAL 
(CAB 16) 
COUPLE x 
A 
DATA LINN 
TERYINAL 
(CAB 16) 
COYPLEX 
0 
Figure 7-1. Equipment Connection Schematic, Special Test 
Mode Test or, Acceptance Test 
Y 
U 
Y 
c- 
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7.2 DATA LINK ACCEPTANCE TEST 
Y The Datu Link Acceptance Test provides the u s e r  with a reliable test ol' the HCA llOA 
Computer Data Link communication system. 
ment connection for this test. 
Figprc 7- 1 shows the required equip- 
J 
The Data Link Acceptance Test is broken into the following subdivisions: 
IODC initialization, command channel test without priority interrupt, Duplex check, 
J 
._  - \ A T I > P  . . A / "  A . . I " * U . I I I I . * I  \,.., I.*,- I , . * C I U I ~ , ~ U C L Y I I )  ULVU..  " L U L L U I C  * . .A". .  ,"*"LA". ,  ..&"%*LU t i s ,  1 i w r s  t ;n- n T > P  i m ;  t 1 ; r s  t; n- hl c-nlr  t v - 3 -  cfnv T i r i  th I \ v z r \ v ; t T r  intnvv*-st, i:~zcti.;it*,- 
interrupt, 15. 0. M. tormin:i tion, 1lI)C NcgiI tivc rcsponsc command test, comniaiid 
c*hnnncl TNOP test :ind CIII, INOP ' k s t .  Each subdivision tc>sts thcb communication 
link from <hmplc*x A to Complex 1\ and Irom C o m p l ~ ~ x  13 to ('onil)l(hs A.  
.-. 
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0 7 . 3  DATA LINK TWO COMPUTER TEST 
The purpose of this test is to demonstrate that the Data Link system transfers data 
between two computers in a simulated tactical situation. 
The two computer system uses bvo independent computer programs, the t\vo prograins 
are loaded into two separntc mcmory locations. 
I 
The “n1;lstcr” ijrogran1 ii1it i ; i tc .s  
a11 test programs and monitors test rcsults. ‘l’hc !!si. ‘I --;” vc jjrGg’r:I!?l ~*t.~s!,ontls to  
command words received through the cable link betwcen Data Link terminals. 
I 
When one computer is used to simulate two computers, IODC 4 represents the Master 
Program Data Channel and IODC 7 represents the Slave Program Data Channel 
I When two computers a re  used, the sense switch selection and loading procedures 
enable the master program in onc and the slave program in the other. Both iisc 
their own respective IODC 4. 
The equipment connections whcn one computer is uscd a r c  shown in Figirc 7-2, :Ind 
for two computers in Figure 7-:1. 
, 
- 
I @ A Inore (1ct:Iilcd progrnm clc.scril)tion t l n ~ l  : I  
I 
1 -  program listing arc containcd in NSI 522-1. 
.1 7 .4  RECOMMENDED I~IIOGRAMMING TEC€lNIQUES 
During the generation of programs for this contract, several pitfalls for progranis 
using the Data Link terminals w e r e  discovercd. If the Eollowing recommended tech - 
niques are followed the major portion of program e r r o r s  will be avoided. 
7 - 3  
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Figure 7-2. Equipment Connection Schematic, Two Computer Simulation 
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3. A negative response command should be given only in response to the 
remote computers request. 
4. The emergency end of message command should be given only when the 
local IODC is in the write mode. 
5. The status register should he read only if the register is loadcd with :I 
command word whose bit 23 is one. 
the presence of SRL interrupt or sensing of SHL bit. 
later method, it is recommended to sense SRL twice in succession. 
both sensings are true, then the status word is loaded with the comniand 
word. 
The loaded c-ondition is c1t.tcctt.d by 
Ilowever, for the 
If 
6. If bit 23 of the status word is zero, there is an IODC malfunction. 
7. The clear status rcgister command should be givcn only if thc rcgistclr is 
loaded. 
8. The IODC word cmuiitcr should not be senscd during ;I (lata transfer. 
the counter must he sensed, i t  shoulcl be smsetl lwiccb in succc>ssion. 
the two readings are not consistant, :I third sclnsc' should be mitle. 
If 
If 
!>. The remote computer's interrupt rccognition and scrviec. time should be 
less than 36 RCA 110 computer word times, o r  the command word tr:lns- 
missions should be separated by 6 . 3  millisecond plus the interi'upt 
recognition and service time. Otherwise :in out of sync condition may occur. 
10. Thc maximum tinit. for a command word to pass from thv i o c a l  to the. 
rc*motc. <:ornI)ulor i s  G .  :: inil l  iscumls. 
7-5 
13. The IODC hardware generated commandwords a r e  also subject to restrictions 
response command word, and WDC end-of-message command word. 
I 
9 and 10. These command words are, WDC initiate command word, RDC 
.J 
14. The clear command register command should be given only i f  the register 
is unloaded or  inoperable. 
- 
- 
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SECTION 8 
RECOMMENDATIONS FOR FIELD EVALUATION AND USAGE 
All  performance evaluations conducted during the Data Link program. were performed 
under laboratory conditions with the aid of a single Saturn 110 Computer. It is recom- 
mended that an evaluation program be initiated for the purpose of establishing ytr- 
formance characteristics and verifying the integrity of the Data Link system under 
actual field operating conditions. 
The following paragraphs present some recommendations that would aid such a 
program. 
8.1 WORD ERROR RATE 
It is recommended that the average word e r r o r  rate be defined as the independent 
variable for tests conducted to establish performance characteristics. This technique 
is one of convenience and wiii avoid ilie reqiiircmcxlt of having to define the noise en- 
vironment. The implication is that actual noise may then be defined in terms of 
equivalent White Gaussian signal-to-noise ratios. 
word error rates may be found in NSI-532-1. 
Methods for measuring average 
8.2 NOISE INJECTION 
It is recommended that noise injection be employed in the event that actual noise 
levels a r e  too low to gcnerntc word crrors.  Major portions of the Data Link hnrd- 
w a r e  arc not exercised unlcss er rors  are generated. This mcnns that portions o f  tht. 
hm-dwarc m a y  bo inopcrahlc! without being. dctwtec-i. 
H- 1 
0 A s  disclosed in this report the characteristics of the system a r e  greatly dependent 
on noise gcnerated errors .  When testing computer programs, noise should be in- 
jected to assure that these characteristics a re  taken into account. 
i 
Procedures for injecting noise may be found in NSI-532-1. 
8.3 REDUCED DIPHASE OUTPUT SIGNALS 
A figure of merit may be established for the D a h  Link communication system by 01)-  
erating a t  reduced Data Modem diphase signal outputs. The Data Modem T-052 Liiic 
Amplifier is equipped with an output voltage control, R-10. In normal operation, the 
output amplitude should be adjusted for maximum output. By reducing the output sig- 
nal amplitude until some predetermined performance level is achieved, such a s  200 
word e r ro r s  per second o r  a continuous terminal not available signal, the rcduction 
in output signal will constitute an operating "safety margin. 
margin over a prolonged period of time may disclose long term performance trends. 
Evaluation of this safety 
APPENDIX 
DATA LINK CONTROL LOGIC 
CALCULATED PERFORMANCE CHARACTERISTICS 
1 This appendix contains a series of mathematical re1ationshil)s which dcwribc. tlic pcr- 
form:incc ehiracteristics of thc I)a ta Link Control Logic. 
Certain assumptions haw k e n  made to simplily thc. culculations. ‘I’hcby  ai^: 
4 
I 
7 .  Noise injection on the video cablcb gcncratos y r k c t l y  random bit crrors. 
2. For system performance which employs two Data Link terminals, the> bit 
e r ro r s  generated on each of the two video trmsmission lines are equal and 
independent. 
3 .  For the bit e r ro r  rates considered, the probability of a conversion of a 
repeat request, 01100, to a no repeat request, 10011, is negligible. 
4. ‘rhcrc are no Retransmission Register parity errors .  
based on the fact LktI Zctrammission Register parity c’rrors \vould bc cnuscd 
hy an cquipmcnt malfunction. 
This assumption is 
C i .  ’ I ’ l i c *  I 0 I ) C  is :ilw:iys :iv:iilablc to acccyt data w l i c ~ ~  dnta is to bc transfvrrcd 
to it lrom the I h t a  Link terminal. In actual opclration, if thc IODC is not 
:ivailablc, thc rccciving terminal gcncra tcs a rclwat rcquest and systcm 
rcnsynchron iz;t lion may rvsul t  . 
i 
7. It is assumed that the actual time required in the synchronization process is 
negligable. Actually, a t  low bit e r r o r  ra tes  the time required is less  than 
ten word times. At high bit e r ror  rates the time is longer because bit 
e r r o r s  will interfere with the synchronization process. 
Following a r e  definitions of Control Logic performance parameters. These parani- 
e ters  a r e  presented graphically in figures 5-6 through 5-11. 
Pb -
Pb is average bit e r r o r s  in bit-per-bit. 
Pw is the average word e r ro r s  in word-pcr-word. This is the proba- 
bility of a fourty bit word (AIIQ character not chcclred for parity) having 
fin e r ro r  for a given bit e r ror  rntc Pb. 
A bit 
A bit is thc average bit e r ro r s  in bits-per-second. 
A bit = Pb 
4 x 
Xword 
Xword is the average word e r r o r s  in word-per-second. 
Xword = Pw 
180 x 10-6 
U 
W 
Y 
IJ 
Y 
2 
3 
a t  - 
t is the average word information transfer rate in microseconds for a 
given Pb. 
where: 
P(n) is thc prob:ibility of :I word being transmitted n tiniris before 
bc ing a cc c y  tcd . 
whcrc : 
(q: q; P t  €‘:)is a factor computed for a givcn specific word 
e r ro r  transmission sequence. The sumination is taken ovcr a11 
the word e r r o r  scquence combination that can occur for a given 
word transmission delay factor (2n + 1). 
q0 is the probability of fivc conwcutivc AlNJ character bits bcing trans- 
mitted and rcccivcd wiihout c i m r  frzr a c iwn  Pb. 
0 
0 P1 -
P1 is the probability that the 40-bit word (ARQ not included) will be in 
error. 
P 1 =  1 - PO 
W a l l  - 
lrarr is the number of no repeat request ARQ characters received in the 
given word e r r o r  transmission sequence. 
'73" is the number of repeat rcqucst AHQ characters received in the 
given word e r ro r  transmission scqucncc. 
1 1  11 C - 
"c" is the number of words without error in thc given word error trans- 
mission sequence. 
"d" is the number of words with error in the given word error trans- 
mission sequence. 
P'(n) is the probability of a word being transmitted n times and being 
ignored. 
(2n -I I )  
(2n + 1 )  is the word transmission time delay factor for thc. given word 
e r ro r  transmission scqucncc. For cxamplc, i f  a word is accepted on 
the third transmission the delay factor is five because two of the trans- 
missions wcrc' two word rctransmissions. 
(2n) is the word trmwmission tiinc t1c~l:iy factor lor t h c b  giwn word 
or ror  tr:insmission sc:qucpco lor ipporcd words. 
4 
I -  
d 
0 Tsync  
T sync is the average terminal available time which is the time between 
Reframing Cycles for the condition where only one of the two terminals 
in the system are influenced by noise 
8o microseconds P sync T sync = 
where: 
P sync is the probability of a word being lost because of synchro- 
nization. 
where: 
Al l  parameters are  defined as in P(n) except the summation is 
taken over all word e r r o r  sequences that result in synchroniza- 
tion. 
0 T sync normalized 
T sync (normalized) is the average*terminal available time in word 
transmission times. 
T sync in microseconds 
180 microseconds T sync (normalized) z- 
0 T sync (two terminal) 
T sync (two tcrminai) is aVerzg=: terminal available time for the condi- 
tion where both tcrminals in the system are influenced by noise. 
Q 
microseconds. 180 
2 P sync 
'r sync (two terminal) 1 
.. , 
0 T sync (two terminal) normalized 
T sync (two terminal) normalized I 8  the average terminal available 
timcn for two tcrrnina1H in word transmkwion timvs. 
hsync is the average synchronization 
second. 
1 
T sync (two terminal) hsync = 
The values oE "t" and "T syncff a r e  based 
rate in synchronizations pcr 
on word e r r o r  svquenccs. ' l ' h c ~  
following word sequence table, Table 1, is used to systematically dc r iw  
these sequences. 
An explanation is required for the State Code listed for each word sequciicc 
in each time slot. The State Code applies to the word directly bclow it 
referenced "A", "B" or  rrCfT. 
The State Code is: 
0 - Repeat Code 
0 0 -  Data State Code 
ARQ State Code 
where the Repeat Code is defined as: 
0 Original word 
1 Firs t  word of first retransmission 
1' Second word of first retransmission 
2 Firs t  word of second retransmission 
2' Second word of second retransmission 
:: FirHt word of third rctrun.rmfwsion 
:I' Stwmd word of third wtransmfsxion 
WhthrcI tho LIiIttr Stilt(* Cotlc 1s dc1finc.d :IS: 
X I)c+tcctc~d noiscl tnodification of d:iki has no c b f f c v d  on s.vystc*in rtbsponst'. 
An cxamplc would bc that of the second word in a retransmission bcing 
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erroneous and the first word in the retransmission being rejected 
because of error .  This is a "don't care" condition. 
1 Detected noise modification of data has an effect on system response. 
0 There is no noise modification of the data. 
Where the ARQ State Code is: 
X Noise modification of an ARQ character has no effect on system 
response. Under our assumptions, an example would be the trans- 
mission and reception of a repeat request. The noise would not convert 
this character to a no repeat request. Another example would be the 
ARQ character for the second word of a retransmission. 
1 Noise modification of an ARQ character has an effect on system 
response. The condition is the transmission of a no repeat request 
which is modified by noise and received as a repeat request ARQ. 
0 No noise modification of the ARQ is experienced. The condition would 
be the transmission and reception of a no repeat request ARQ. 
A s  an example of how to interpret the word transmission sequence state code, consider 
the first five word transmission times listed for combination 4. The sequence is: 
t l  t2 t3 t4 t5 
0 0 1 1' 2 
0 1  ox x1 x x  x1 
A R A E - -  A 
A 1  11 origin:tl word A i8 rcwivod :it remotc tvrmind bocnusc~ during previous tinw 
slot t h b  local tc:rminal did not rcccivc a repeat rcquest. 
found to huivc~ an error .  
The original word A is 
A t  12, original word 13 is rcccived at  remote terminal because during t l  the local 
tc~rminal did not rcccivc a repcat request. The word is ignored by the remote tcrmi- 
nal bccausc. Ihc prcwious word A was erroneous. 
10 
At t3, repeated word A is received at remote terminal because during t2 the local 
terminal received a repeat request for word A which was received and found to be in 
e r ro r  during t l .  The repeated word A is found to have an error.  
At t4, repeated word B is received at remote terminal because it follows repeated 
word A. 
retransmitted, the following word is automatically retransmitted. 
word B is ignored by the remote terminal because A received at  t3 was erroneous. 
The ARQ received at the local terminal was igmred sime, if a werd is 
The repeated 
At t5, word A is received for the third time at the remote terminal because during t4 
the local terminal received a rcpcat request for word A. The repeatcd word A is 
found to bc in e r ro r  for the third timc. 
The definition of 
the given transmission sequence. The "b" is the number of repeat request ARQ 
characters received. 
of words with error .  
is the number of no repeat request AHQ characters received in 
" c f l  is the number of words without error.  "d" is the number 
The following computation table, Table 2, is used to assist in computing the values of 
'(t" and T sync for a given Pb. The table must be completed for each value selected 
for W. 
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